Blame view

target-mips/translate_init.c 21.8 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
/*
 *  MIPS emulation for qemu: CPU initialisation routines.
 *
 *  Copyright (c) 2004-2005 Jocelyn Mayer
 *  Copyright (c) 2007 Herve Poussineau
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
19
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston MA  02110-1301 USA
20
21
 */
22
23
/* CPU / CPU family specific config register values. */
24
/* Have config1, uncached coherency */
25
#define MIPS_CONFIG0                                              \
26
  ((1 << CP0C0_M) | (0x2 << CP0C0_K0))
27
28
/* Have config2, no coprocessor2 attached, no MDMX support attached,
29
30
31
   no performance counters, watch registers present,
   no code compression, EJTAG present, no FPU */
#define MIPS_CONFIG1                                              \
32
((1 << CP0C1_M) |                                                 \
33
34
35
36
37
38
39
40
 (0 << CP0C1_C2) | (0 << CP0C1_MD) | (0 << CP0C1_PC) |            \
 (1 << CP0C1_WR) | (0 << CP0C1_CA) | (1 << CP0C1_EP) |            \
 (0 << CP0C1_FP))

/* Have config3, no tertiary/secondary caches implemented */
#define MIPS_CONFIG2                                              \
((1 << CP0C2_M))
41
/* No config4, no DSP ASE, no large physaddr (PABITS),
42
   no external interrupt controller, no vectored interupts,
43
   no 1kb pages, no SmartMIPS ASE, no trace logic */
44
45
46
#define MIPS_CONFIG3                                              \
((0 << CP0C3_M) | (0 << CP0C3_DSPP) | (0 << CP0C3_LPA) |          \
 (0 << CP0C3_VEIC) | (0 << CP0C3_VInt) | (0 << CP0C3_SP) |        \
47
 (0 << CP0C3_SM) | (0 << CP0C3_TL))
48
49
50

/* Define a implementation number of 1.
   Define a major version 1, minor version 0. */
51
#define MIPS_FCR0 ((0 << FCR0_S) | (0x1 << FCR0_PRID) | (0x10 << FCR0_REV))
52
53
54
55
56
57
58
59
60
61
62
63
64
/* MMU types, the first four entries have the same layout as the
   CP0C0_MT field.  */
enum mips_mmu_types {
    MMU_TYPE_NONE,
    MMU_TYPE_R4000,
    MMU_TYPE_RESERVED,
    MMU_TYPE_FMT,
    MMU_TYPE_R3000,
    MMU_TYPE_R6000,
    MMU_TYPE_R8000
};
65
struct mips_def_t {
66
    const char *name;
67
68
69
    int32_t CP0_PRid;
    int32_t CP0_Config0;
    int32_t CP0_Config1;
70
71
    int32_t CP0_Config2;
    int32_t CP0_Config3;
72
73
    int32_t CP0_Config6;
    int32_t CP0_Config7;
74
75
    int32_t SYNCI_Step;
    int32_t CCRes;
76
77
78
    int32_t CP0_Status_rw_bitmask;
    int32_t CP0_TCStatus_rw_bitmask;
    int32_t CP0_SRSCtl;
79
    int32_t CP1_fcr0;
80
    int32_t SEGBITS;
81
    int32_t PABITS;
82
83
84
85
86
87
88
89
90
91
    int32_t CP0_SRSConf0_rw_bitmask;
    int32_t CP0_SRSConf0;
    int32_t CP0_SRSConf1_rw_bitmask;
    int32_t CP0_SRSConf1;
    int32_t CP0_SRSConf2_rw_bitmask;
    int32_t CP0_SRSConf2;
    int32_t CP0_SRSConf3_rw_bitmask;
    int32_t CP0_SRSConf3;
    int32_t CP0_SRSConf4_rw_bitmask;
    int32_t CP0_SRSConf4;
92
    int insn_flags;
93
    enum mips_mmu_types mmu_type;
94
95
96
97
};

/*****************************************************************************/
/* MIPS CPU definitions */
98
static const mips_def_t mips_defs[] =
99
100
101
102
{
    {
        .name = "4Kc",
        .CP0_PRid = 0x00018000,
103
        .CP0_Config0 = MIPS_CONFIG0 | (MMU_TYPE_R4000 << CP0C0_MT),
104
        .CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU) |
aurel32 authored
105
106
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
107
108
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
109
110
        .SYNCI_Step = 32,
        .CCRes = 2,
111
        .CP0_Status_rw_bitmask = 0x1278FF17,
112
113
        .SEGBITS = 32,
        .PABITS = 32,
114
        .insn_flags = CPU_MIPS32 | ASE_MIPS16,
115
        .mmu_type = MMU_TYPE_R4000,
116
117
    },
    {
ths authored
118
119
120
121
        .name = "4Km",
        .CP0_PRid = 0x00018300,
        /* Config1 implemented, fixed mapping MMU,
           no virtual icache, uncached coherency. */
122
        .CP0_Config0 = MIPS_CONFIG0 | (MMU_TYPE_FMT << CP0C0_MT),
ths authored
123
        .CP0_Config1 = MIPS_CONFIG1 |
aurel32 authored
124
125
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
ths authored
126
127
128
129
130
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
        .SYNCI_Step = 32,
        .CCRes = 2,
        .CP0_Status_rw_bitmask = 0x1258FF17,
131
132
        .SEGBITS = 32,
        .PABITS = 32,
ths authored
133
        .insn_flags = CPU_MIPS32 | ASE_MIPS16,
134
        .mmu_type = MMU_TYPE_FMT,
ths authored
135
136
    },
    {
137
        .name = "4KEcR1",
138
        .CP0_PRid = 0x00018400,
139
        .CP0_Config0 = MIPS_CONFIG0 | (MMU_TYPE_R4000 << CP0C0_MT),
140
        .CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU) |
aurel32 authored
141
142
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
143
144
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
145
146
        .SYNCI_Step = 32,
        .CCRes = 2,
147
        .CP0_Status_rw_bitmask = 0x1278FF17,
148
149
        .SEGBITS = 32,
        .PABITS = 32,
150
        .insn_flags = CPU_MIPS32 | ASE_MIPS16,
151
        .mmu_type = MMU_TYPE_R4000,
152
153
    },
    {
ths authored
154
155
        .name = "4KEmR1",
        .CP0_PRid = 0x00018500,
156
        .CP0_Config0 = MIPS_CONFIG0 | (MMU_TYPE_FMT << CP0C0_MT),
ths authored
157
        .CP0_Config1 = MIPS_CONFIG1 |
aurel32 authored
158
159
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
ths authored
160
161
162
163
164
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
        .SYNCI_Step = 32,
        .CCRes = 2,
        .CP0_Status_rw_bitmask = 0x1258FF17,
165
166
        .SEGBITS = 32,
        .PABITS = 32,
ths authored
167
        .insn_flags = CPU_MIPS32 | ASE_MIPS16,
168
        .mmu_type = MMU_TYPE_FMT,
ths authored
169
170
    },
    {
171
172
        .name = "4KEc",
        .CP0_PRid = 0x00019000,
173
174
        .CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR) |
                    (MMU_TYPE_R4000 << CP0C0_MT),
175
        .CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU) |
aurel32 authored
176
177
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
178
        .CP0_Config2 = MIPS_CONFIG2,
179
        .CP0_Config3 = MIPS_CONFIG3 | (0 << CP0C3_VInt),
180
181
        .SYNCI_Step = 32,
        .CCRes = 2,
182
        .CP0_Status_rw_bitmask = 0x1278FF17,
183
184
        .SEGBITS = 32,
        .PABITS = 32,
185
        .insn_flags = CPU_MIPS32R2 | ASE_MIPS16,
186
        .mmu_type = MMU_TYPE_R4000,
187
188
    },
    {
189
190
        .name = "4KEm",
        .CP0_PRid = 0x00019100,
191
        .CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR) |
aurel32 authored
192
                       (MMU_TYPE_FMT << CP0C0_MT),
193
        .CP0_Config1 = MIPS_CONFIG1 |
aurel32 authored
194
195
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
196
197
198
199
200
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
        .SYNCI_Step = 32,
        .CCRes = 2,
        .CP0_Status_rw_bitmask = 0x1258FF17,
201
202
        .SEGBITS = 32,
        .PABITS = 32,
203
        .insn_flags = CPU_MIPS32R2 | ASE_MIPS16,
204
        .mmu_type = MMU_TYPE_FMT,
205
206
    },
    {
207
208
        .name = "24Kc",
        .CP0_PRid = 0x00019300,
209
        .CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR) |
aurel32 authored
210
                       (MMU_TYPE_R4000 << CP0C0_MT),
211
        .CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU) |
aurel32 authored
212
213
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
214
        .CP0_Config2 = MIPS_CONFIG2,
215
        .CP0_Config3 = MIPS_CONFIG3 | (0 << CP0C3_VInt),
216
217
        .SYNCI_Step = 32,
        .CCRes = 2,
218
        /* No DSP implemented. */
219
        .CP0_Status_rw_bitmask = 0x1278FF1F,
220
221
        .SEGBITS = 32,
        .PABITS = 32,
222
        .insn_flags = CPU_MIPS32R2 | ASE_MIPS16,
223
        .mmu_type = MMU_TYPE_R4000,
224
225
226
227
    },
    {
        .name = "24Kf",
        .CP0_PRid = 0x00019300,
228
229
        .CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR) |
                    (MMU_TYPE_R4000 << CP0C0_MT),
230
        .CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) | (15 << CP0C1_MMU) |
aurel32 authored
231
232
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
233
        .CP0_Config2 = MIPS_CONFIG2,
234
        .CP0_Config3 = MIPS_CONFIG3 | (0 << CP0C3_VInt),
235
236
        .SYNCI_Step = 32,
        .CCRes = 2,
237
        /* No DSP implemented. */
238
        .CP0_Status_rw_bitmask = 0x3678FF1F,
239
240
        .CP1_fcr0 = (1 << FCR0_F64) | (1 << FCR0_L) | (1 << FCR0_W) |
                    (1 << FCR0_D) | (1 << FCR0_S) | (0x93 << FCR0_PRID),
241
242
        .SEGBITS = 32,
        .PABITS = 32,
243
        .insn_flags = CPU_MIPS32R2 | ASE_MIPS16,
244
        .mmu_type = MMU_TYPE_R4000,
245
    },
246
247
248
    {
        .name = "34Kf",
        .CP0_PRid = 0x00019500,
249
        .CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR) |
aurel32 authored
250
                       (MMU_TYPE_R4000 << CP0C0_MT),
251
        .CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) | (15 << CP0C1_MMU) |
aurel32 authored
252
253
                       (0 << CP0C1_IS) | (3 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (0 << CP0C1_DS) | (3 << CP0C1_DL) | (1 << CP0C1_DA),
254
255
256
257
258
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3 | (0 << CP0C3_VInt) | (1 << CP0C3_MT),
        .SYNCI_Step = 32,
        .CCRes = 2,
        /* No DSP implemented. */
259
        .CP0_Status_rw_bitmask = 0x3678FF1F,
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
        /* No DSP implemented. */
        .CP0_TCStatus_rw_bitmask = (0 << CP0TCSt_TCU3) | (0 << CP0TCSt_TCU2) |
                    (1 << CP0TCSt_TCU1) | (1 << CP0TCSt_TCU0) |
                    (0 << CP0TCSt_TMX) | (1 << CP0TCSt_DT) |
                    (1 << CP0TCSt_DA) | (1 << CP0TCSt_A) |
                    (0x3 << CP0TCSt_TKSU) | (1 << CP0TCSt_IXMT) |
                    (0xff << CP0TCSt_TASID),
        .CP1_fcr0 = (1 << FCR0_F64) | (1 << FCR0_L) | (1 << FCR0_W) |
                    (1 << FCR0_D) | (1 << FCR0_S) | (0x95 << FCR0_PRID),
        .CP0_SRSCtl = (0xf << CP0SRSCtl_HSS),
        .CP0_SRSConf0_rw_bitmask = 0x3fffffff,
        .CP0_SRSConf0 = (1 << CP0SRSC0_M) | (0x3fe << CP0SRSC0_SRS3) |
                    (0x3fe << CP0SRSC0_SRS2) | (0x3fe << CP0SRSC0_SRS1),
        .CP0_SRSConf1_rw_bitmask = 0x3fffffff,
        .CP0_SRSConf1 = (1 << CP0SRSC1_M) | (0x3fe << CP0SRSC1_SRS6) |
                    (0x3fe << CP0SRSC1_SRS5) | (0x3fe << CP0SRSC1_SRS4),
        .CP0_SRSConf2_rw_bitmask = 0x3fffffff,
        .CP0_SRSConf2 = (1 << CP0SRSC2_M) | (0x3fe << CP0SRSC2_SRS9) |
                    (0x3fe << CP0SRSC2_SRS8) | (0x3fe << CP0SRSC2_SRS7),
        .CP0_SRSConf3_rw_bitmask = 0x3fffffff,
        .CP0_SRSConf3 = (1 << CP0SRSC3_M) | (0x3fe << CP0SRSC3_SRS12) |
                    (0x3fe << CP0SRSC3_SRS11) | (0x3fe << CP0SRSC3_SRS10),
        .CP0_SRSConf4_rw_bitmask = 0x3fffffff,
        .CP0_SRSConf4 = (0x3fe << CP0SRSC4_SRS15) |
                    (0x3fe << CP0SRSC4_SRS14) | (0x3fe << CP0SRSC4_SRS13),
285
286
        .SEGBITS = 32,
        .PABITS = 32,
287
        .insn_flags = CPU_MIPS32R2 | ASE_MIPS16 | ASE_DSP | ASE_MT,
288
        .mmu_type = MMU_TYPE_R4000,
289
    },
290
#if defined(TARGET_MIPS64)
291
292
293
    {
        .name = "R4000",
        .CP0_PRid = 0x00000400,
294
295
        /* No L2 cache, icache size 8k, dcache size 8k, uncached coherency. */
        .CP0_Config0 = (1 << 17) | (0x1 << 9) | (0x1 << 6) | (0x2 << CP0C0_K0),
aurel32 authored
296
        /* Note: Config1 is only used internally, the R4000 has only Config0. */
297
        .CP0_Config1 = (1 << CP0C1_FP) | (47 << CP0C1_MMU),
298
299
        .SYNCI_Step = 16,
        .CCRes = 2,
300
        .CP0_Status_rw_bitmask = 0x3678FFFF,
aurel32 authored
301
        /* The R4000 has a full 64bit FPU but doesn't use the fcr0 bits. */
302
        .CP1_fcr0 = (0x5 << FCR0_PRID) | (0x0 << FCR0_REV),
303
        .SEGBITS = 40,
304
        .PABITS = 36,
305
        .insn_flags = CPU_MIPS3,
306
        .mmu_type = MMU_TYPE_R4000,
307
    },
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
    {
        .name = "VR5432",
        .CP0_PRid = 0x00005400,
        /* No L2 cache, icache size 8k, dcache size 8k, uncached coherency. */
        .CP0_Config0 = (1 << 17) | (0x1 << 9) | (0x1 << 6) | (0x2 << CP0C0_K0),
        .CP0_Config1 = (1 << CP0C1_FP) | (47 << CP0C1_MMU),
        .SYNCI_Step = 16,
        .CCRes = 2,
        .CP0_Status_rw_bitmask = 0x3678FFFF,
        /* The VR5432 has a full 64bit FPU but doesn't use the fcr0 bits. */
        .CP1_fcr0 = (0x54 << FCR0_PRID) | (0x0 << FCR0_REV),
        .SEGBITS = 40,
        .PABITS = 32,
        .insn_flags = CPU_VR54XX,
        .mmu_type = MMU_TYPE_R4000,
    },
324
325
326
    {
        .name = "5Kc",
        .CP0_PRid = 0x00018100,
ths authored
327
        .CP0_Config0 = MIPS_CONFIG0 | (0x2 << CP0C0_AT) |
aurel32 authored
328
                       (MMU_TYPE_R4000 << CP0C0_MT),
329
        .CP0_Config1 = MIPS_CONFIG1 | (31 << CP0C1_MMU) |
aurel32 authored
330
331
332
                       (1 << CP0C1_IS) | (4 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (1 << CP0C1_DS) | (4 << CP0C1_DL) | (1 << CP0C1_DA) |
                       (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
333
334
335
336
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
        .SYNCI_Step = 32,
        .CCRes = 2,
337
        .CP0_Status_rw_bitmask = 0x32F8FFFF,
338
        .SEGBITS = 42,
339
        .PABITS = 36,
340
        .insn_flags = CPU_MIPS64,
341
        .mmu_type = MMU_TYPE_R4000,
342
343
344
345
    },
    {
        .name = "5Kf",
        .CP0_PRid = 0x00018100,
ths authored
346
        .CP0_Config0 = MIPS_CONFIG0 | (0x2 << CP0C0_AT) |
aurel32 authored
347
                       (MMU_TYPE_R4000 << CP0C0_MT),
348
        .CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) | (31 << CP0C1_MMU) |
aurel32 authored
349
350
351
                       (1 << CP0C1_IS) | (4 << CP0C1_IL) | (1 << CP0C1_IA) |
                       (1 << CP0C1_DS) | (4 << CP0C1_DL) | (1 << CP0C1_DA) |
                       (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
352
353
354
355
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
        .SYNCI_Step = 32,
        .CCRes = 2,
356
        .CP0_Status_rw_bitmask = 0x36F8FFFF,
aurel32 authored
357
        /* The 5Kf has F64 / L / W but doesn't use the fcr0 bits. */
358
359
        .CP1_fcr0 = (1 << FCR0_D) | (1 << FCR0_S) |
                    (0x81 << FCR0_PRID) | (0x0 << FCR0_REV),
360
        .SEGBITS = 42,
361
        .PABITS = 36,
362
        .insn_flags = CPU_MIPS64,
363
        .mmu_type = MMU_TYPE_R4000,
364
365
366
    },
    {
        .name = "20Kc",
aurel32 authored
367
        /* We emulate a later version of the 20Kc, earlier ones had a broken
368
369
           WAIT instruction. */
        .CP0_PRid = 0x000182a0,
ths authored
370
        .CP0_Config0 = MIPS_CONFIG0 | (0x2 << CP0C0_AT) |
371
                    (MMU_TYPE_R4000 << CP0C0_MT) | (1 << CP0C0_VI),
372
        .CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) | (47 << CP0C1_MMU) |
aurel32 authored
373
374
375
                       (2 << CP0C1_IS) | (4 << CP0C1_IL) | (3 << CP0C1_IA) |
                       (2 << CP0C1_DS) | (4 << CP0C1_DL) | (3 << CP0C1_DA) |
                       (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
376
377
378
        .CP0_Config2 = MIPS_CONFIG2,
        .CP0_Config3 = MIPS_CONFIG3,
        .SYNCI_Step = 32,
ths authored
379
        .CCRes = 1,
380
        .CP0_Status_rw_bitmask = 0x36FBFFFF,
aurel32 authored
381
        /* The 20Kc has F64 / L / W but doesn't use the fcr0 bits. */
382
        .CP1_fcr0 = (1 << FCR0_3D) | (1 << FCR0_PS) |
383
                    (1 << FCR0_D) | (1 << FCR0_S) |
384
                    (0x82 << FCR0_PRID) | (0x0 << FCR0_REV),
385
        .SEGBITS = 40,
386
        .PABITS = 36,
387
        .insn_flags = CPU_MIPS64 | ASE_MIPS3D,
388
        .mmu_type = MMU_TYPE_R4000,
389
    },
ths authored
390
    {
aurel32 authored
391
        /* A generic CPU providing MIPS64 Release 2 features.
ths authored
392
393
           FIXME: Eventually this should be replaced by a real CPU model. */
        .name = "MIPS64R2-generic",
ths authored
394
        .CP0_PRid = 0x00010000,
395
        .CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR) | (0x2 << CP0C0_AT) |
aurel32 authored
396
                       (MMU_TYPE_R4000 << CP0C0_MT),
ths authored
397
        .CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) | (63 << CP0C1_MMU) |
aurel32 authored
398
399
400
                       (2 << CP0C1_IS) | (4 << CP0C1_IL) | (3 << CP0C1_IA) |
                       (2 << CP0C1_DS) | (4 << CP0C1_DL) | (3 << CP0C1_DA) |
                       (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
ths authored
401
        .CP0_Config2 = MIPS_CONFIG2,
402
        .CP0_Config3 = MIPS_CONFIG3 | (1 << CP0C3_LPA),
ths authored
403
404
405
        .SYNCI_Step = 32,
        .CCRes = 2,
        .CP0_Status_rw_bitmask = 0x36FBFFFF,
406
407
408
        .CP1_fcr0 = (1 << FCR0_F64) | (1 << FCR0_3D) | (1 << FCR0_PS) |
                    (1 << FCR0_L) | (1 << FCR0_W) | (1 << FCR0_D) |
                    (1 << FCR0_S) | (0x00 << FCR0_PRID) | (0x0 << FCR0_REV),
409
410
411
412
413
        .SEGBITS = 42,
        /* The architectural limit is 59, but we have hardcoded 36 bit
           in some places...
        .PABITS = 59, */ /* the architectural limit */
        .PABITS = 36,
ths authored
414
        .insn_flags = CPU_MIPS64R2 | ASE_MIPS3D,
415
        .mmu_type = MMU_TYPE_R4000,
ths authored
416
    },
417
418
419
#endif
};
aurel32 authored
420
static const mips_def_t *cpu_mips_find_by_name (const char *name)
421
{
422
    int i;
423
424
    for (i = 0; i < ARRAY_SIZE(mips_defs); i++) {
425
        if (strcasecmp(name, mips_defs[i].name) == 0) {
426
            return &mips_defs[i];
427
428
        }
    }
429
    return NULL;
430
431
432
433
434
435
}

void mips_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...))
{
    int i;
436
    for (i = 0; i < ARRAY_SIZE(mips_defs); i++) {
437
438
439
440
441
        (*cpu_fprintf)(f, "MIPS '%s'\n",
                       mips_defs[i].name);
    }
}
ths authored
442
#ifndef CONFIG_USER_ONLY
443
static void no_mmu_init (CPUMIPSState *env, const mips_def_t *def)
444
{
445
446
    env->tlb->nb_tlb = 1;
    env->tlb->map_address = &no_mmu_map_address;
447
448
}
449
static void fixed_mmu_init (CPUMIPSState *env, const mips_def_t *def)
450
{
451
452
    env->tlb->nb_tlb = 1;
    env->tlb->map_address = &fixed_mmu_map_address;
453
454
}
455
static void r4k_mmu_init (CPUMIPSState *env, const mips_def_t *def)
456
{
457
458
459
460
461
462
463
464
    env->tlb->nb_tlb = 1 + ((def->CP0_Config1 >> CP0C1_MMU) & 63);
    env->tlb->map_address = &r4k_map_address;
    env->tlb->do_tlbwi = r4k_do_tlbwi;
    env->tlb->do_tlbwr = r4k_do_tlbwr;
    env->tlb->do_tlbp = r4k_do_tlbp;
    env->tlb->do_tlbr = r4k_do_tlbr;
}
465
static void mmu_init (CPUMIPSState *env, const mips_def_t *def)
466
467
468
{
    env->tlb = qemu_mallocz(sizeof(CPUMIPSTLBContext));
469
470
    switch (def->mmu_type) {
        case MMU_TYPE_NONE:
471
472
            no_mmu_init(env, def);
            break;
473
        case MMU_TYPE_R4000:
474
475
            r4k_mmu_init(env, def);
            break;
476
        case MMU_TYPE_FMT:
477
478
            fixed_mmu_init(env, def);
            break;
479
480
481
        case MMU_TYPE_R3000:
        case MMU_TYPE_R6000:
        case MMU_TYPE_R8000:
482
483
484
485
486
        default:
            cpu_abort(env, "MMU type not supported\n");
    }
    env->CP0_Random = env->tlb->nb_tlb - 1;
    env->tlb->tlb_in_use = env->tlb->nb_tlb;
487
}
ths authored
488
#endif /* CONFIG_USER_ONLY */
489
490
static void fpu_init (CPUMIPSState *env, const mips_def_t *def)
491
{
492
493
494
495
    int i;

    for (i = 0; i < MIPS_FPU_MAX; i++)
        env->fpus[i].fcr0 = def->CP1_fcr0;
496
497
    memcpy(&env->active_fpu, &env->fpus[0], sizeof(env->active_fpu));
498
499
500
#if defined(CONFIG_USER_ONLY)
    if (env->CP0_Config1 & (1 << CP0C1_FP))
        env->hflags |= MIPS_HFLAG_FPU;
501
#ifdef TARGET_MIPS64
502
503
504
    if (env->active_fpu.fcr0 & (1 << FCR0_F64))
        env->hflags |= MIPS_HFLAG_F64;
#endif
505
#endif
506
507
}
508
static void mvp_init (CPUMIPSState *env, const mips_def_t *def)
509
510
511
512
513
514
515
516
517
518
519
520
521
522
{
    env->mvp = qemu_mallocz(sizeof(CPUMIPSMVPContext));

    /* MVPConf1 implemented, TLB sharable, no gating storage support,
       programmable cache partitioning implemented, number of allocatable
       and sharable TLB entries, MVP has allocatable TCs, 2 VPEs
       implemented, 5 TCs implemented. */
    env->mvp->CP0_MVPConf0 = (1 << CP0MVPC0_M) | (1 << CP0MVPC0_TLBS) |
                             (0 << CP0MVPC0_GS) | (1 << CP0MVPC0_PCP) |
// TODO: actually do 2 VPEs.
//                             (1 << CP0MVPC0_TCA) | (0x1 << CP0MVPC0_PVPE) |
//                             (0x04 << CP0MVPC0_PTC);
                             (1 << CP0MVPC0_TCA) | (0x0 << CP0MVPC0_PVPE) |
                             (0x04 << CP0MVPC0_PTC);
523
#if !defined(CONFIG_USER_ONLY)
524
    /* Usermode has no TLB support */
525
526
    env->mvp->CP0_MVPConf0 |= (env->tlb->nb_tlb << CP0MVPC0_PTLBE);
#endif
527
528
529
530
531
532
533
534
    /* Allocatable CP1 have media extensions, allocatable CP1 have FP support,
       no UDI implemented, no CP2 implemented, 1 CP1 implemented. */
    env->mvp->CP0_MVPConf1 = (1 << CP0MVPC1_CIM) | (1 << CP0MVPC1_CIF) |
                             (0x0 << CP0MVPC1_PCX) | (0x0 << CP0MVPC1_PCP2) |
                             (0x1 << CP0MVPC1_PCP1);
}
535
static int cpu_mips_register (CPUMIPSState *env, const mips_def_t *def)
536
537
538
{
    env->CP0_PRid = def->CP0_PRid;
    env->CP0_Config0 = def->CP0_Config0;
ths authored
539
540
#ifdef TARGET_WORDS_BIGENDIAN
    env->CP0_Config0 |= (1 << CP0C0_BE);
541
#endif
542
    env->CP0_Config1 = def->CP0_Config1;
543
544
    env->CP0_Config2 = def->CP0_Config2;
    env->CP0_Config3 = def->CP0_Config3;
545
546
    env->CP0_Config6 = def->CP0_Config6;
    env->CP0_Config7 = def->CP0_Config7;
547
548
    env->SYNCI_Step = def->SYNCI_Step;
    env->CCRes = def->CCRes;
549
550
551
    env->CP0_Status_rw_bitmask = def->CP0_Status_rw_bitmask;
    env->CP0_TCStatus_rw_bitmask = def->CP0_TCStatus_rw_bitmask;
    env->CP0_SRSCtl = def->CP0_SRSCtl;
ths authored
552
    env->current_tc = 0;
553
554
    env->SEGBITS = def->SEGBITS;
    env->SEGMask = (target_ulong)((1ULL << def->SEGBITS) - 1);
555
#if defined(TARGET_MIPS64)
556
    if (def->insn_flags & ISA_MIPS3) {
557
        env->hflags |= MIPS_HFLAG_64;
558
        env->SEGMask |= 3ULL << 62;
559
    }
560
#endif
561
562
    env->PABITS = def->PABITS;
    env->PAMask = (target_ulong)((1ULL << def->PABITS) - 1);
563
564
565
566
567
568
569
570
571
572
    env->CP0_SRSConf0_rw_bitmask = def->CP0_SRSConf0_rw_bitmask;
    env->CP0_SRSConf0 = def->CP0_SRSConf0;
    env->CP0_SRSConf1_rw_bitmask = def->CP0_SRSConf1_rw_bitmask;
    env->CP0_SRSConf1 = def->CP0_SRSConf1;
    env->CP0_SRSConf2_rw_bitmask = def->CP0_SRSConf2_rw_bitmask;
    env->CP0_SRSConf2 = def->CP0_SRSConf2;
    env->CP0_SRSConf3_rw_bitmask = def->CP0_SRSConf3_rw_bitmask;
    env->CP0_SRSConf3 = def->CP0_SRSConf3;
    env->CP0_SRSConf4_rw_bitmask = def->CP0_SRSConf4_rw_bitmask;
    env->CP0_SRSConf4 = def->CP0_SRSConf4;
573
    env->insn_flags = def->insn_flags;
574
ths authored
575
#ifndef CONFIG_USER_ONLY
576
    mmu_init(env, def);
ths authored
577
#endif
578
579
    fpu_init(env, def);
    mvp_init(env, def);
580
581
    return 0;
}