Sign in

gwj / at91sam9263 · Commits

GitLab

  • Go to dashboard
  • Project
  • Activity
  • Files
  • Commits
  • Network
  • Graphs
  • Milestones
  • Issues 0
  • Merge Requests 0
  • Labels
  • Wiki
  • Snippets
  • Commits 8,232
  • Compare
  • Branches 2
  • Tags 0
  • at91sam9263
08 Dec, 2008
6 commits
  • linux-user: Move abi_* typedefs into qemu-types.h ...
    1609cd44
    Signed-off-by: Kirill A. Shutemov <kirill@shutemov.name>
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5954 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-08 18:12:04 +0000  
    Browse File »
  • configure: also close stdout when calling cc ...
    178baee6
    Remove some ugly outputs with colorgcc
    
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5953 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-08 18:11:57 +0000  
    Browse Code »
  • target-ppc: kill a warning ...
    db9a16a7
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5952 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-08 18:11:50 +0000  
    Browse Code »
  • target-ppc: cleanup op_helper.c after TCG conversion ...
    0e69805a
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5951 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-08 18:11:42 +0000  
    Browse Dir »
  • target-ppc: enable access type in MMU ...
    b4cec7b4
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5950 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-08 18:11:33 +0000  
    Browse Dir »
  • target-ppc: memory load/store rework ...
    76db3ba4
    Rework the memory load/store:
    - Unify load/store functions for 32-bit and 64-bit CPU
    - Don't swap values twice for bit-reverse load/store functions
      in little endian mode.
    - On a 64-bit CPU in 32-bit mode, do the address truncation for
      address computation instead of every load store. Truncate the
      address when incrementing the address (if needed)
    - Cache writes to access_types.
    - Add a few missing calls to gen_set_access_type()
    
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5949 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-08 18:11:21 +0000  
    Browse Dir »

07 Dec, 2008
34 commits
  • Make memory load functions (ldxx_y(ptr)) take a const pointer. ...
    8bba3ea1
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5948 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 23:44:44 +0000  
    Browse Code »
  • Fix 64-bit targets compilation on ARM host. ...
    aef3a282
    Only fix compilation, probably doesn't run.
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5947 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 23:35:47 +0000  
    Browse Dir »
  • Move spitz microdrive to PCMCIA socket 0. ...
    15b18ec2
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5946 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 23:33:34 +0000  
    Browse Code »
  • target-alpha: gdb-stub support ...
    19bf517b
    (Vince Weaver)
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5945 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 23:26:32 +0000  
    Browse File »
  • MIPS: remove a few warnings ...
    cd5158ea
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5944 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 23:26:24 +0000  
    Browse Code »
  • gdbstub: kill a warning ...
    3faf778e
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5943 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 23:26:17 +0000  
    Browse File »
  • Parallel port reset ...
    33093a0a
    Attached patch adds a reset handler to parallel port, so it gets correct
    register values after a reset.
    
    (Hervé Poussineau)
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5942 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 23:26:09 +0000  
    Browse Code »
  • target-ppc: kill a few warnings ...
    0c34a5d7
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5941 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 23:00:00 +0000  
    Browse Dir »
  • Quote configure's arguments and location while storing them in config_host.mak ...
    fd69fe2b
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5940 c046a42c-6fe2-441c-8c8c-71466251a162
    malc authored
    2008-12-07 22:50:16 +0000  
    Browse Code »
  • SH4: SCI improvement ...
    d1f193b0
    This patch simply implement one register of SH4's SCI := Serial Communication Interface.
    
    R2D evaluation board uses SCI for SPI connection.  So, Linux kernel for R2D with
    default configuration causes a QEMU assertion failure when it initializes SPI driver.
    This patch avoids it and reduces the kernel config modification work for QEMU.
    
    Completing SCI implementation task is left.  Other board support is desirable to confirm
    this task, which uses SCI for a serial terminal.
    
    (Shin-ichiro KAWASAKI)
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5939 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 22:46:49 +0000  
    Browse Code »
  • SH4: kill a few warnings ...
    b79e1752
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5938 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 22:46:42 +0000  
    Browse Code »
  • SH4: Implement FD bit ...
    d8299bcc
    SH4 manual say that if a floating point instruction is executed while
    FD bit in the status register is 1, an exception should be raised. QEMU
    presently does not do that, so the kernel does not initialize FP state
    for any thread, nor does it save/restore FP state. The most apparent
    consequence is that while recent gcc/libc expect double-precision mode
    to be set by kernel, they run in single-precision mode, and all FP code
    produces wrong values.
    
    This patch fixes this. It also fixes a couple of places where PC was
    not updated before handling an exception, although both those places
    deal with invalid instruction and don't lead to any user-visible bugs.
    
    (Vladimir Prus)
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5937 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 22:46:31 +0000  
    Browse Dir »
  • Some cleanups after dyngen removal ...
    54604f74
    1. hostregs_helper.h: fix comment
    2. translate-all.c: rename dyngen_code(_search_pc) to
       tcg_gen_code(_search_pc)
    3. tcg.c:
      - rename dyngen_table_op_count to tcg_table_op_count
      - no need to generate a log of dyngen ops generated
      - rename dyngen_code(_search_pc) to tcg_gen_code(_search_pc)
    4. tcg.h: rename dyngen_code(_search_pc) to
       tcg_gen_code(_search_pc)
    
    Signed-off-by: Laurent Desnogues <laurent.desnogues@gmail.com>
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5936 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 20:35:00 +0000  
    Browse File »
  • SH4: Eliminate P4 to A7 mangling (Takashi YOSHII). ...
    5c16736a
    Main purpose of this is to delete
           *physical = address & 0x1fffffff;
    at target-sh4/helper.c:449, using new mmio rule introduced by #5849
    This masking is a nice trick to realize P4/A7 duality of SH registers.
    But, IMHO, it is logically wrong.
    
    Most of SH4 cpu control registers in P4 area(0xfc000000...0xffffffff) have
    one more address called A7 which is usually P4 address with upper 3bits masked.
    This is an address only appears in TLB's physical address part.
    
    Current code use trick writing drivers as if they are really in A7
    (that's why you see many *_A7 in hw/sh*.c), and using translation P4 to A7.
    
    Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
    Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5935 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 19:39:58 +0000  
    Browse Code »
  • SH: improve the way sh7750 registers io memory (Takashi YOSHII). ...
    486579de
    Fixes to be needed for commit #5849 "Change MMIO callbacks..."
     hw/sh7750.c:
      - Divide region of CPU control registers to avoid overlapping
        to peripheral modules.
      - Delete unused var "icr", which had moved to hw/sh_intc.c.
     hw/sm501.c:
      - Merge non page aligned palette registers into the region of
        control registers.
    
    Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
    Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5934 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 19:33:15 +0000  
    Browse Code »
  • Fix some new warnings introduced after r5022 ...
    69d6451c
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5933 c046a42c-6fe2-441c-8c8c-71466251a162
    blueswir1 authored
    2008-12-07 19:30:18 +0000  
    Browse File »
  • SH: r2d pci support (Takashi YOSHII). ...
    c2f01775
    This patch adds pci support to sh/r2d board.
    This is the first user of PCIC support I formerly sent.
    
    PCIC actually is inside of chip with CPU core on SH7751.
    But, this code is written as if SH7750 and PCIC are on board.
    I care little about physical device boundary, but fitting with qemu's
    design.
    
    This patch also adds some BSC (Bus State Controller) registers,
    because PCI device driver software have to accesses them.
    
    Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
    Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5932 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 19:20:43 +0000  
    Browse Code »
  • Enable gcc flag -Wredundant-decls ...
    e0e36fe9
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5931 c046a42c-6fe2-441c-8c8c-71466251a162
    blueswir1 authored
    2008-12-07 19:16:27 +0000  
    Browse Code »
  • Enable gcc flag -Wstrict-prototypes ...
    10865b34
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5930 c046a42c-6fe2-441c-8c8c-71466251a162
    blueswir1 authored
    2008-12-07 19:15:47 +0000  
    Browse Code »
  • Enable gcc flag -Wmissing-prototypes ...
    c1e6ccd1
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5929 c046a42c-6fe2-441c-8c8c-71466251a162
    blueswir1 authored
    2008-12-07 19:15:17 +0000  
    Browse Code »
  • SH: Don't subtract bases from access addresses in PCIC. ...
    d0ef528a
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5928 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 19:13:12 +0000  
    Browse Code »
  • SH: On-chip PCI controller support (Takashi YOSHII). ...
    1e5459a3
    This patch adds SuperH on-chip PCI controller(PCIC) support.
    
    Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
    Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5927 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 19:08:45 +0000  
    Browse Dir »
  • sh4: Add r2d onboard FPGA IRQ controller (Takashi YOSHII). ...
    d47ede60
    This adds IRQ controller in FPGA on r2d, and use it for CF.
    
    Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
    Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5926 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 18:59:57 +0000  
    Browse File »
  • sh4: Add IRL (4-bit encoded interrupt input) support (Takashi YOSHII). ...
    c6d86a33
    This patch adds IRL(4bit encoded 15 level interrupt input) support
    to SH using qemu_irq as a multi level (!=on/off) signal.
    
    Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
    Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5925 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 18:49:57 +0000  
    Browse File »
  • sh4: mmio based CF support on r2d board (Takashi YOSHII). ...
    a4a771c0
     This patch adds emulation for a CompactFlash on sh4/r2d board.
     The device is CF, but wired to be worked as True-IDE mode, and connected
     directly to SH bus. So, this code is to support generally mmio based
     IDEs which are supported by "pata_platform" driver in linux kernel.
    
    Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
    Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5924 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 18:41:42 +0000  
    Browse File »
  • Remove FORCE_RET() and RETURN() ...
    db8d9902
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5923 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 18:15:54 +0000  
    Browse Dir »
  • Some cleanups after dyngen removal ...
    49516bc0
       this patch removes some now unused things after dyngen removal.
    
    1. dyngen-exec.h:  op_param, op _jmp and some associated macros
       are now unused;
    2. Makefile.target:  tcg-dyngen is not needed anymore
    2. tcg/tcg-op.h, tcg/tcg-opc.h:  gen-op.h is dead
    3. tcg.c:
        - INDEX_op_end is now the first op
        - CONFIG_DYNGEN_OP is never defined
    4. tcg.h:  dyngen_op not needed anymore
    5. exec-all.h:  remove some ASM macros.
    
    Signed-off-by: Laurent Desnogues <laurent.desnogues@gmail.com>
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5922 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 18:15:45 +0000  
    Browse Code »
  • target-i386: fix CVE-2007-1322 ...
    0b97134b
    The icebp instruction can be abused to terminate the emulation,
    resulting in denial of service.
    
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5921 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 18:15:36 +0000  
    Browse Code »
  • slirp: fix CVE 2007-5729 ...
    e8e880a7
    The emulated network cards in QEMU allows local users to execute arbitrary
    code by writing Ethernet frames with a size larger than the slirp's default
    MTU, which triggers a heap-based buffer overflow in the slirp library.
    
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5920 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 18:15:23 +0000  
    Browse Dir »
  • Some fixes for TCG debugging ...
    a810a2de
    This fixes a few things after Paul's improvements for TCG debugging:
    
      - change TCGv_i64 field name to something different from
        TCGv_i32
      - fix things in tcg that the above change made visible.
    
    Signed-off-by: Laurent Desnogues <laurent.desnogues@gmail.com>
    
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5919 c046a42c-6fe2-441c-8c8c-71466251a162
    blueswir1 authored
    2008-12-07 17:16:42 +0000  
    Browse File »
  • target-ppc: disable single stepping ...
    e8fc4fa7
    ... which left was enabled by mistake.
    
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5918 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 16:23:22 +0000  
    Browse Code »
  • PXA: Account for offset from page start in a subpage mapping. ...
    dc23e260
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5917 c046a42c-6fe2-441c-8c8c-71466251a162
    balrog authored
    2008-12-07 16:08:49 +0000  
    Browse Code »
  • Update .gitignore ...
    dcb8c512
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5916 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 16:04:13 +0000  
    Browse File »
  • target-ppc: Fix use of uninitialized TCG variable in tlbiva ...
    ec72e276
    Silences a warning about possible unitialized use of t0.
    
    Signed-off-by: Andreas Faerber <andreas.faerber@web.de>
    Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
    
    git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5915 c046a42c-6fe2-441c-8c8c-71466251a162
    aurel32 authored
    2008-12-07 15:45:15 +0000  
    Browse Code »