|
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
/*
* PowerMac NVRAM emulation
*
* Copyright (c) 2005-2007 Fabrice Bellard
* Copyright (c) 2007 Jocelyn Mayer
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
* THE SOFTWARE.
*/
|
|
25
|
#include "hw.h"
|
|
26
27
|
#include "firmware_abi.h"
#include "sysemu.h"
|
|
28
29
|
#include "ppc_mac.h"
|
|
30
31
32
33
34
35
36
37
38
39
|
/* debug NVR */
//#define DEBUG_NVR
#ifdef DEBUG_NVR
#define NVR_DPRINTF(fmt, args...) \
do { printf("NVR: " fmt , ##args); } while (0)
#else
#define NVR_DPRINTF(fmt, args...)
#endif
|
|
40
|
struct MacIONVRAMState {
|
|
41
42
|
target_phys_addr_t size;
int mem_index;
|
|
43
|
uint8_t *data;
|
|
44
45
|
};
|
|
46
47
|
#define DEF_SYSTEM_SIZE 0xc10
|
|
48
49
50
51
52
53
|
/* Direct access to NVRAM */
uint32_t macio_nvram_read (void *opaque, uint32_t addr)
{
MacIONVRAMState *s = opaque;
uint32_t ret;
|
|
54
|
if (addr < s->size)
|
|
55
56
57
|
ret = s->data[addr];
else
ret = -1;
|
|
58
|
NVR_DPRINTF("read addr %04x val %x\n", addr, ret);
|
|
59
60
61
62
63
64
65
66
|
return ret;
}
void macio_nvram_write (void *opaque, uint32_t addr, uint32_t val)
{
MacIONVRAMState *s = opaque;
|
|
67
|
NVR_DPRINTF("write addr %04x val %x\n", addr, val);
|
|
68
|
if (addr < s->size)
|
|
69
70
71
72
73
74
75
76
|
s->data[addr] = val;
}
/* macio style NVRAM device */
static void macio_nvram_writeb (void *opaque,
target_phys_addr_t addr, uint32_t value)
{
MacIONVRAMState *s = opaque;
|
|
77
|
|
|
78
|
addr = (addr >> 4) & (s->size - 1);
|
|
79
|
s->data[addr] = value;
|
|
80
|
NVR_DPRINTF("writeb addr %04x val %x\n", (int)addr, value);
|
|
81
82
83
84
85
86
87
|
}
static uint32_t macio_nvram_readb (void *opaque, target_phys_addr_t addr)
{
MacIONVRAMState *s = opaque;
uint32_t value;
|
|
88
|
addr = (addr >> 4) & (s->size - 1);
|
|
89
|
value = s->data[addr];
|
|
90
|
NVR_DPRINTF("readb addr %04x val %x\n", (int)addr, value);
|
|
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
return value;
}
static CPUWriteMemoryFunc *nvram_write[] = {
&macio_nvram_writeb,
&macio_nvram_writeb,
&macio_nvram_writeb,
};
static CPUReadMemoryFunc *nvram_read[] = {
&macio_nvram_readb,
&macio_nvram_readb,
&macio_nvram_readb,
};
|
|
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
static void macio_nvram_save(QEMUFile *f, void *opaque)
{
MacIONVRAMState *s = (MacIONVRAMState *)opaque;
qemu_put_buffer(f, s->data, s->size);
}
static int macio_nvram_load(QEMUFile *f, void *opaque, int version_id)
{
MacIONVRAMState *s = (MacIONVRAMState *)opaque;
if (version_id != 1)
return -EINVAL;
qemu_get_buffer(f, s->data, s->size);
return 0;
}
|
|
126
127
128
129
|
static void macio_nvram_reset(void *opaque)
{
}
|
|
130
|
MacIONVRAMState *macio_nvram_init (int *mem_index, target_phys_addr_t size)
|
|
131
132
|
{
MacIONVRAMState *s;
|
|
133
|
|
|
134
135
136
|
s = qemu_mallocz(sizeof(MacIONVRAMState));
if (!s)
return NULL;
|
|
137
138
139
140
141
|
s->data = qemu_mallocz(size);
if (!s->data) {
qemu_free(s);
return NULL;
}
|
|
142
|
s->size = size;
|
|
143
|
|
|
144
145
|
s->mem_index = cpu_register_io_memory(0, nvram_read, nvram_write, s);
*mem_index = s->mem_index;
|
|
146
147
|
register_savevm("macio_nvram", -1, 1, macio_nvram_save, macio_nvram_load,
s);
|
|
148
149
|
qemu_register_reset(macio_nvram_reset, s);
macio_nvram_reset(s);
|
|
150
151
152
153
|
return s;
}
|
|
154
155
156
157
158
|
void macio_nvram_map (void *opaque, target_phys_addr_t mem_base)
{
MacIONVRAMState *s;
s = opaque;
|
|
159
|
cpu_register_physical_memory(mem_base, s->size << 4, s->mem_index);
|
|
160
161
|
}
|
|
162
|
/* Set up a system OpenBIOS NVRAM partition */
|
|
163
164
|
void pmac_format_nvram_partition (MacIONVRAMState *nvr, int len)
{
|
|
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
|
unsigned int i;
uint32_t start = 0, end;
struct OpenBIOS_nvpart_v1 *part_header;
// OpenBIOS nvram variables
// Variable partition
part_header = (struct OpenBIOS_nvpart_v1 *)nvr->data;
part_header->signature = OPENBIOS_PART_SYSTEM;
pstrcpy(part_header->name, sizeof(part_header->name), "system");
end = start + sizeof(struct OpenBIOS_nvpart_v1);
for (i = 0; i < nb_prom_envs; i++)
end = OpenBIOS_set_var(nvr->data, end, prom_envs[i]);
// End marker
nvr->data[end++] = '\0';
end = start + ((end - start + 15) & ~15);
|
|
183
184
185
186
|
/* XXX: OpenBIOS is not able to grow up a partition. Leave some space for
new variables. */
if (end < DEF_SYSTEM_SIZE)
end = DEF_SYSTEM_SIZE;
|
|
187
188
189
190
191
192
193
194
195
196
|
OpenBIOS_finish_partition(part_header, end - start);
// free partition
start = end;
part_header = (struct OpenBIOS_nvpart_v1 *)&nvr->data[start];
part_header->signature = OPENBIOS_PART_FREE;
pstrcpy(part_header->name, sizeof(part_header->name), "free");
end = len;
OpenBIOS_finish_partition(part_header, end - start);
|
|
197
|
}
|