Commit 1ef4ef4e640cae84d9706a1fbb8f3916a4bc08ab

Authored by aurel32
1 parent 6ba8dcd7

target-alpha: small optimizations

Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5238 c046a42c-6fe2-441c-8c8c-71466251a162
Showing 1 changed file with 2 additions and 2 deletions
target-alpha/translate.c
@@ -516,7 +516,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn) @@ -516,7 +516,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
516 goto invalid_opc; 516 goto invalid_opc;
517 case 0x08: 517 case 0x08:
518 /* LDA */ 518 /* LDA */
519 - if (ra != 31) { 519 + if (likely(ra != 31)) {
520 if (rb != 31) 520 if (rb != 31)
521 tcg_gen_addi_i64(cpu_ir[ra], cpu_ir[rb], disp16); 521 tcg_gen_addi_i64(cpu_ir[ra], cpu_ir[rb], disp16);
522 else 522 else
@@ -525,7 +525,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn) @@ -525,7 +525,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
525 break; 525 break;
526 case 0x09: 526 case 0x09:
527 /* LDAH */ 527 /* LDAH */
528 - if (ra != 31) { 528 + if (likely(ra != 31)) {
529 if (rb != 31) 529 if (rb != 31)
530 tcg_gen_addi_i64(cpu_ir[ra], cpu_ir[rb], disp16 << 16); 530 tcg_gen_addi_i64(cpu_ir[ra], cpu_ir[rb], disp16 << 16);
531 else 531 else