|
|
1
2
3
4
5
6
7
8
|
#ifndef HW_MIPS_H
#define HW_MIPS_H
/* Definitions for mips board emulation. */
/* gt64xxx.c */
PCIBus *pci_gt64120_init(qemu_irq *pic);
/* ds1225y.c */
|
|
|
9
10
|
void *ds1225y_init(target_phys_addr_t mem_base, const char *filename);
void ds1225y_set_protection(void *opaque, int protection);
|
|
|
11
|
|
|
|
12
|
/* g364fb.c */
|
|
|
13
|
int g364fb_mm_init(target_phys_addr_t vram_base,
|
|
|
14
15
|
target_phys_addr_t ctrl_base, int it_shift,
qemu_irq irq);
|
|
|
16
|
|
|
|
17
18
19
20
|
/* mipsnet.c */
void mipsnet_init(int base, qemu_irq irq, NICInfo *nd);
/* jazz_led.c */
|
|
|
21
|
extern void jazz_led_init(target_phys_addr_t base);
|
|
|
22
23
24
25
26
27
28
|
/* mips_int.c */
extern void cpu_mips_irq_init_cpu(CPUState *env);
/* mips_timer.c */
extern void cpu_mips_clock_init(CPUState *);
|
|
|
29
|
/* rc4030.c */
|
|
|
30
|
typedef struct rc4030DMAState *rc4030_dma;
|
|
|
31
32
33
34
35
36
|
void rc4030_dma_memory_rw(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write);
void rc4030_dma_read(void *dma, uint8_t *buf, int len);
void rc4030_dma_write(void *dma, uint8_t *buf, int len);
void *rc4030_init(qemu_irq timer, qemu_irq jazz_bus,
qemu_irq **irqs, rc4030_dma **dmas);
|
|
|
37
|
|
|
|
38
39
40
41
42
|
/* dp8393x.c */
void dp83932_init(NICInfo *nd, target_phys_addr_t base, int it_shift,
qemu_irq irq, void* mem_opaque,
void (*memory_rw)(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write));
|
|
|
43
|
#endif
|