Commit 17b086f71b84df254ce9372b3d21db3e31a5f2c8
1 parent
7fdf924f
SH4: Remove dyngen leftovers
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net> git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5126 c046a42c-6fe2-441c-8c8c-71466251a162
Showing
3 changed files
with
1 additions
and
16 deletions
target-sh4/cpu.h
... | ... | @@ -98,9 +98,7 @@ typedef struct CPUSH4State { |
98 | 98 | uint32_t fpscr; /* floating point status/control register */ |
99 | 99 | uint32_t fpul; /* floating point communication register */ |
100 | 100 | |
101 | - /* temporary float registers */ | |
102 | - float32 ft0, ft1; | |
103 | - float64 dt0, dt1; | |
101 | + /* float point status register */ | |
104 | 102 | float_status fp_status; |
105 | 103 | |
106 | 104 | /* Those belong to the specific unit (SH7750) but are handled here */ | ... | ... |
target-sh4/exec.h
... | ... | @@ -24,14 +24,6 @@ |
24 | 24 | #include "dyngen-exec.h" |
25 | 25 | |
26 | 26 | register struct CPUSH4State *env asm(AREG0); |
27 | -register uint32_t T0 asm(AREG1); | |
28 | -register uint32_t T1 asm(AREG2); | |
29 | -//register uint32_t T2 asm(AREG3); | |
30 | - | |
31 | -#define FT0 (env->ft0) | |
32 | -#define FT1 (env->ft1) | |
33 | -#define DT0 (env->dt0) | |
34 | -#define DT1 (env->dt1) | |
35 | 27 | |
36 | 28 | #include "cpu.h" |
37 | 29 | #include "exec-all.h" | ... | ... |
target-sh4/translate.c
... | ... | @@ -67,9 +67,6 @@ static TCGv cpu_pr, cpu_fpscr, cpu_fpul, cpu_flags; |
67 | 67 | /* internal register indexes */ |
68 | 68 | static TCGv cpu_flags, cpu_delayed_pc; |
69 | 69 | |
70 | -/* dyngen register indexes */ | |
71 | -static TCGv cpu_T[2]; | |
72 | - | |
73 | 70 | #include "gen-icount.h" |
74 | 71 | |
75 | 72 | static void sh4_translate_init(void) |
... | ... | @@ -88,8 +85,6 @@ static void sh4_translate_init(void) |
88 | 85 | return; |
89 | 86 | |
90 | 87 | cpu_env = tcg_global_reg_new(TCG_TYPE_PTR, TCG_AREG0, "env"); |
91 | - cpu_T[0] = tcg_global_reg_new(TCG_TYPE_I32, TCG_AREG1, "T0"); | |
92 | - cpu_T[1] = tcg_global_reg_new(TCG_TYPE_I32, TCG_AREG2, "T1"); | |
93 | 88 | |
94 | 89 | for (i = 0; i < 24; i++) |
95 | 90 | cpu_gregs[i] = tcg_global_mem_new(TCG_TYPE_I32, TCG_AREG0, | ... | ... |