Commit 15dcf5aa86656cea05847f6c9163ab884a161d12
1 parent
7f1c9da9
Note more issues.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2335 c046a42c-6fe2-441c-8c8c-71466251a162
Showing
1 changed file
with
17 additions
and
6 deletions
target-mips/TODO
| 1 | 1 | Unsolved issues/bugs in the mips/mipsel backend |
| 2 | 2 | ----------------------------------------------- |
| 3 | 3 | |
| 4 | -- MIPS64: | |
| 5 | - - No 64bit TLB support | |
| 6 | - - no 64bit wide registers for FPU | |
| 7 | - - 64bit mul/div handling broken | |
| 8 | - - DM[FT]C not implemented | |
| 9 | - | |
| 4 | +General | |
| 5 | +------- | |
| 10 | 6 | - TLB fails cornercase at address wrap around |
| 11 | 7 | - [ls][dw][lr] report broken (aligned) BadVAddr |
| 12 | 8 | - Missing per-CPU instruction decoding, currently all implemented |
| ... | ... | @@ -14,4 +10,19 @@ Unsolved issues/bugs in the mips/mipsel backend |
| 14 | 10 | - pcnet32 does not work for little endian emulation on big endian host |
| 15 | 11 | (probably not mips specific, but observable for mips-malta) |
| 16 | 12 | |
| 13 | +MIPS64 | |
| 14 | +------ | |
| 15 | +- No 64bit TLB support | |
| 16 | +- no 64bit wide registers for FPU | |
| 17 | +- 64bit mul/div handling broken | |
| 18 | +- DM[FT]C not implemented | |
| 19 | + | |
| 20 | +"Generic" 4Kc system emulation | |
| 21 | +------------------------------ | |
| 22 | +- Doesn't correspond to any real hardware. | |
| 23 | + | |
| 24 | +MALTA system emulation | |
| 25 | +---------------------- | |
| 17 | 26 | - We fake firmware support instead of doing the real thing |
| 27 | +- 2.4 Kernels receive spurious PIIX4 interrupts, indicates some | |
| 28 | + divergence from actual hardware. | ... | ... |