Commit 0dd0dd558b6b0f7f33f4a866fa97df4eb81dfaa6
1 parent
e5105083
tcg: move {not,neg}_i{32,64} definitions at the right place
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net> git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@6811 c046a42c-6fe2-441c-8c8c-71466251a162
Showing
1 changed file
with
7 additions
and
7 deletions
tcg/tcg-opc.h
| @@ -92,6 +92,12 @@ DEF2(ext16s_i32, 1, 1, 0, 0) | @@ -92,6 +92,12 @@ DEF2(ext16s_i32, 1, 1, 0, 0) | ||
| 92 | #ifdef TCG_TARGET_HAS_bswap_i32 | 92 | #ifdef TCG_TARGET_HAS_bswap_i32 |
| 93 | DEF2(bswap_i32, 1, 1, 0, 0) | 93 | DEF2(bswap_i32, 1, 1, 0, 0) |
| 94 | #endif | 94 | #endif |
| 95 | +#ifdef TCG_TARGET_HAS_not_i32 | ||
| 96 | +DEF2(not_i32, 1, 1, 0, 0) | ||
| 97 | +#endif | ||
| 98 | +#ifdef TCG_TARGET_HAS_neg_i32 | ||
| 99 | +DEF2(neg_i32, 1, 1, 0, 0) | ||
| 100 | +#endif | ||
| 95 | 101 | ||
| 96 | #if TCG_TARGET_REG_BITS == 64 | 102 | #if TCG_TARGET_REG_BITS == 64 |
| 97 | DEF2(mov_i64, 1, 1, 0, 0) | 103 | DEF2(mov_i64, 1, 1, 0, 0) |
| @@ -146,19 +152,13 @@ DEF2(ext32s_i64, 1, 1, 0, 0) | @@ -146,19 +152,13 @@ DEF2(ext32s_i64, 1, 1, 0, 0) | ||
| 146 | #ifdef TCG_TARGET_HAS_bswap_i64 | 152 | #ifdef TCG_TARGET_HAS_bswap_i64 |
| 147 | DEF2(bswap_i64, 1, 1, 0, 0) | 153 | DEF2(bswap_i64, 1, 1, 0, 0) |
| 148 | #endif | 154 | #endif |
| 149 | -#endif | ||
| 150 | -#ifdef TCG_TARGET_HAS_not_i32 | ||
| 151 | -DEF2(not_i32, 1, 1, 0, 0) | ||
| 152 | -#endif | ||
| 153 | #ifdef TCG_TARGET_HAS_not_i64 | 155 | #ifdef TCG_TARGET_HAS_not_i64 |
| 154 | DEF2(not_i64, 1, 1, 0, 0) | 156 | DEF2(not_i64, 1, 1, 0, 0) |
| 155 | #endif | 157 | #endif |
| 156 | -#ifdef TCG_TARGET_HAS_neg_i32 | ||
| 157 | -DEF2(neg_i32, 1, 1, 0, 0) | ||
| 158 | -#endif | ||
| 159 | #ifdef TCG_TARGET_HAS_neg_i64 | 158 | #ifdef TCG_TARGET_HAS_neg_i64 |
| 160 | DEF2(neg_i64, 1, 1, 0, 0) | 159 | DEF2(neg_i64, 1, 1, 0, 0) |
| 161 | #endif | 160 | #endif |
| 161 | +#endif | ||
| 162 | 162 | ||
| 163 | /* QEMU specific */ | 163 | /* QEMU specific */ |
| 164 | #if TARGET_LONG_BITS > TCG_TARGET_REG_BITS | 164 | #if TARGET_LONG_BITS > TCG_TARGET_REG_BITS |