|
1
2
|
/*
* SHIX 2.0 board description
|
ths
authored
|
3
|
*
|
|
4
|
* Copyright (c) 2005 Samuel Tardieu
|
ths
authored
|
5
|
*
|
|
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
* THE SOFTWARE.
*/
|
ths
authored
|
24
|
/*
|
|
25
26
27
28
29
|
Shix 2.0 board by Alexis Polti, described at
http://perso.enst.fr/~polti/realisations/shix20/
More information in target-sh4/README.sh4
*/
|
|
30
|
#include "hw.h"
|
|
31
|
#include "pc.h"
|
|
32
33
34
|
#include "sh.h"
#include "sysemu.h"
#include "boards.h"
|
|
35
36
37
38
|
#define BIOS_FILENAME "shix_bios.bin"
#define BIOS_ADDRESS 0xA0000000
|
|
39
|
void irq_info(Monitor *mon)
|
|
40
41
42
43
|
{
/* XXXXX */
}
|
|
44
|
void pic_info(Monitor *mon)
|
|
45
46
47
48
|
{
/* XXXXX */
}
|
|
49
|
static void shix_init(ram_addr_t ram_size, int vga_ram_size,
|
|
50
|
const char *boot_device,
|
|
51
|
const char *kernel_filename, const char *kernel_cmdline,
|
|
52
|
const char *initrd_filename, const char *cpu_model)
|
|
53
54
55
56
|
{
int ret;
CPUState *env;
struct SH7750State *s;
|
|
57
58
59
|
if (!cpu_model)
cpu_model = "any";
|
|
60
61
|
printf("Initializing CPU\n");
|
|
62
|
env = cpu_init(cpu_model);
|
|
63
64
65
66
67
68
69
70
71
72
|
/* Allocate memory space */
printf("Allocating ROM\n");
cpu_register_physical_memory(0x00000000, 0x00004000, IO_MEM_ROM);
printf("Allocating SDRAM 1\n");
cpu_register_physical_memory(0x08000000, 0x01000000, 0x00004000);
printf("Allocating SDRAM 2\n");
cpu_register_physical_memory(0x0c000000, 0x01000000, 0x01004000);
/* Load BIOS in 0 (and access it through P2, 0xA0000000) */
|
|
73
74
75
76
|
if (bios_name == NULL)
bios_name = BIOS_FILENAME;
printf("%s: load BIOS '%s'\n", __func__, bios_name);
ret = load_image(bios_name, phys_ram_base);
|
|
77
78
79
|
if (ret < 0) { /* Check bios size */
fprintf(stderr, "ret=%d\n", ret);
fprintf(stderr, "qemu: could not load SHIX bios '%s'\n",
|
|
80
|
bios_name);
|
|
81
82
83
84
85
86
87
88
89
90
91
|
exit(1);
}
/* Register peripherals */
s = sh7750_init(env);
/* XXXXX Check success */
tc58128_init(s, "shix_linux_nand.bin", NULL);
fprintf(stderr, "initialization terminated\n");
}
QEMUMachine shix_machine = {
|
|
92
93
94
95
|
.name = "shix",
.desc = "shix card",
.init = shix_init,
.ram_require = (0x00004000 + 0x01000000 + 0x01000000) | RAMSIZE_FIXED,
|
|
96
|
};
|