Blame view

hw/apic.c 27.4 KB
bellard authored
1
2
/*
 *  APIC support
3
 *
bellard authored
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
 *  Copyright (c) 2004-2005 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
pbrook authored
20
21
22
#include "hw.h"
#include "pc.h"
#include "qemu-timer.h"
bellard authored
23
24

//#define DEBUG_APIC
25
//#define DEBUG_IOAPIC
bellard authored
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

/* APIC Local Vector Table */
#define APIC_LVT_TIMER   0
#define APIC_LVT_THERMAL 1
#define APIC_LVT_PERFORM 2
#define APIC_LVT_LINT0   3
#define APIC_LVT_LINT1   4
#define APIC_LVT_ERROR   5
#define APIC_LVT_NB      6

/* APIC delivery modes */
#define APIC_DM_FIXED	0
#define APIC_DM_LOWPRI	1
#define APIC_DM_SMI	2
#define APIC_DM_NMI	4
#define APIC_DM_INIT	5
#define APIC_DM_SIPI	6
#define APIC_DM_EXTINT	7
45
46
47
48
/* APIC destination mode */
#define APIC_DESTMODE_FLAT	0xf
#define APIC_DESTMODE_CLUSTER	1
bellard authored
49
50
51
52
53
54
55
56
57
58
#define APIC_TRIGGER_EDGE  0
#define APIC_TRIGGER_LEVEL 1

#define	APIC_LVT_TIMER_PERIODIC		(1<<17)
#define	APIC_LVT_MASKED			(1<<16)
#define	APIC_LVT_LEVEL_TRIGGER		(1<<15)
#define	APIC_LVT_REMOTE_IRR		(1<<14)
#define	APIC_INPUT_POLARITY		(1<<13)
#define	APIC_SEND_PENDING		(1<<12)
59
60
#define IOAPIC_NUM_PINS			0x18
bellard authored
61
62
63
64
#define ESR_ILLEGAL_ADDRESS (1 << 7)

#define APIC_SV_ENABLE (1 << 8)
65
66
67
#define MAX_APICS 255
#define MAX_APIC_WORDS 8
bellard authored
68
69
70
71
typedef struct APICState {
    CPUState *cpu_env;
    uint32_t apicbase;
    uint8_t id;
72
    uint8_t arb_id;
bellard authored
73
74
    uint8_t tpr;
    uint32_t spurious_vec;
75
76
    uint8_t log_dest;
    uint8_t dest_mode;
bellard authored
77
78
79
80
81
82
83
84
85
86
87
88
89
90
    uint32_t isr[8];  /* in service register */
    uint32_t tmr[8];  /* trigger mode register */
    uint32_t irr[8]; /* interrupt request register */
    uint32_t lvt[APIC_LVT_NB];
    uint32_t esr; /* error register */
    uint32_t icr[2];

    uint32_t divide_conf;
    int count_shift;
    uint32_t initial_count;
    int64_t initial_count_load_time, next_time;
    QEMUTimer *timer;
} APICState;
91
92
93
94
95
96
97
98
struct IOAPICState {
    uint8_t id;
    uint8_t ioregsel;

    uint32_t irr;
    uint64_t ioredtbl[IOAPIC_NUM_PINS];
};
bellard authored
99
static int apic_io_memory;
100
static APICState *local_apics[MAX_APICS + 1];
101
102
103
104
105
106
static int last_apic_id = 0;

static void apic_init_ipi(APICState *s);
static void apic_set_irq(APICState *s, int vector_num, int trigger_mode);
static void apic_update_irq(APICState *s);
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
/* Find first bit starting from msb. Return 0 if value = 0 */
static int fls_bit(uint32_t value)
{
    unsigned int ret = 0;

#if defined(HOST_I386)
    __asm__ __volatile__ ("bsr %1, %0\n" : "+r" (ret) : "rm" (value));
    return ret;
#else
    if (value > 0xffff)
        value >>= 16, ret = 16;
    if (value > 0xff)
        value >>= 8, ret += 8;
    if (value > 0xf)
        value >>= 4, ret += 4;
    if (value > 0x3)
        value >>= 2, ret += 2;
    return ret + (value >> 1);
#endif
}

/* Find first bit starting from lsb. Return 0 if value = 0 */
static int ffs_bit(uint32_t value)
{
    unsigned int ret = 0;

#if defined(HOST_I386)
    __asm__ __volatile__ ("bsf %1, %0\n" : "+r" (ret) : "rm" (value));
    return ret;
#else
    if (!value)
        return 0;
    if (!(value & 0xffff))
        value >>= 16, ret = 16;
    if (!(value & 0xff))
        value >>= 8, ret += 8;
    if (!(value & 0xf))
        value >>= 4, ret += 4;
    if (!(value & 0x3))
        value >>= 2, ret += 2;
    if (!(value & 0x1))
        ret++;
    return ret;
#endif
}

static inline void set_bit(uint32_t *tab, int index)
{
    int i, mask;
    i = index >> 5;
    mask = 1 << (index & 0x1f);
    tab[i] |= mask;
}

static inline void reset_bit(uint32_t *tab, int index)
{
    int i, mask;
    i = index >> 5;
    mask = 1 << (index & 0x1f);
    tab[i] &= ~mask;
}

#define foreach_apic(apic, deliver_bitmask, code) \
{\
    int __i, __j, __mask;\
    for(__i = 0; __i < MAX_APIC_WORDS; __i++) {\
        __mask = deliver_bitmask[__i];\
        if (__mask) {\
            for(__j = 0; __j < 32; __j++) {\
                if (__mask & (1 << __j)) {\
                    apic = local_apics[__i * 32 + __j];\
                    if (apic) {\
                        code;\
                    }\
                }\
            }\
        }\
    }\
}
187
static void apic_bus_deliver(const uint32_t *deliver_bitmask,
188
                             uint8_t delivery_mode,
189
190
191
192
193
194
195
                             uint8_t vector_num, uint8_t polarity,
                             uint8_t trigger_mode)
{
    APICState *apic_iter;

    switch (delivery_mode) {
        case APIC_DM_LOWPRI:
bellard authored
196
            /* XXX: search for focus processor, arbitration */
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
            {
                int i, d;
                d = -1;
                for(i = 0; i < MAX_APIC_WORDS; i++) {
                    if (deliver_bitmask[i]) {
                        d = i * 32 + ffs_bit(deliver_bitmask[i]);
                        break;
                    }
                }
                if (d >= 0) {
                    apic_iter = local_apics[d];
                    if (apic_iter) {
                        apic_set_irq(apic_iter, vector_num, trigger_mode);
                    }
                }
bellard authored
212
            }
213
            return;
bellard authored
214
215
216
217
218
219
220
221
222
223
        case APIC_DM_FIXED:
            break;

        case APIC_DM_SMI:
        case APIC_DM_NMI:
            break;

        case APIC_DM_INIT:
            /* normal INIT IPI sent to processors */
224
            foreach_apic(apic_iter, deliver_bitmask,
225
                         apic_init_ipi(apic_iter) );
226
            return;
227
228
        case APIC_DM_EXTINT:
229
            /* handled in I/O APIC code */
230
231
232
233
234
235
            break;

        default:
            return;
    }
236
    foreach_apic(apic_iter, deliver_bitmask,
237
                 apic_set_irq(apic_iter, vector_num, trigger_mode) );
238
}
bellard authored
239
240
241
242
243

void cpu_set_apic_base(CPUState *env, uint64_t val)
{
    APICState *s = env->apic_state;
#ifdef DEBUG_APIC
bellard authored
244
    printf("cpu_set_apic_base: %016" PRIx64 "\n", val);
bellard authored
245
#endif
246
    s->apicbase = (val & 0xfffff000) |
bellard authored
247
248
249
250
251
252
253
254
255
256
257
258
259
        (s->apicbase & (MSR_IA32_APICBASE_BSP | MSR_IA32_APICBASE_ENABLE));
    /* if disabled, cannot be enabled again */
    if (!(val & MSR_IA32_APICBASE_ENABLE)) {
        s->apicbase &= ~MSR_IA32_APICBASE_ENABLE;
        env->cpuid_features &= ~CPUID_APIC;
        s->spurious_vec &= ~APIC_SV_ENABLE;
    }
}

uint64_t cpu_get_apic_base(CPUState *env)
{
    APICState *s = env->apic_state;
#ifdef DEBUG_APIC
bellard authored
260
    printf("cpu_get_apic_base: %016" PRIx64 "\n", (uint64_t)s->apicbase);
bellard authored
261
262
263
264
#endif
    return s->apicbase;
}
bellard authored
265
266
267
268
void cpu_set_apic_tpr(CPUX86State *env, uint8_t val)
{
    APICState *s = env->apic_state;
    s->tpr = (val & 0x0f) << 4;
269
    apic_update_irq(s);
bellard authored
270
271
272
273
274
275
276
277
}

uint8_t cpu_get_apic_tpr(CPUX86State *env)
{
    APICState *s = env->apic_state;
    return s->tpr >> 4;
}
278
279
280
281
282
283
284
285
286
287
288
289
/* return -1 if no bit is set */
static int get_highest_priority_int(uint32_t *tab)
{
    int i;
    for(i = 7; i >= 0; i--) {
        if (tab[i] != 0) {
            return i * 32 + fls_bit(tab[i]);
        }
    }
    return -1;
}
bellard authored
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
static int apic_get_ppr(APICState *s)
{
    int tpr, isrv, ppr;

    tpr = (s->tpr >> 4);
    isrv = get_highest_priority_int(s->isr);
    if (isrv < 0)
        isrv = 0;
    isrv >>= 4;
    if (tpr >= isrv)
        ppr = s->tpr;
    else
        ppr = isrv << 4;
    return ppr;
}
306
307
308
309
310
311
static int apic_get_arb_pri(APICState *s)
{
    /* XXX: arbitration */
    return 0;
}
bellard authored
312
313
314
/* signal the CPU if an irq is pending */
static void apic_update_irq(APICState *s)
{
315
316
317
    int irrv, ppr;
    if (!(s->spurious_vec & APIC_SV_ENABLE))
        return;
bellard authored
318
319
320
    irrv = get_highest_priority_int(s->irr);
    if (irrv < 0)
        return;
321
322
    ppr = apic_get_ppr(s);
    if (ppr && (irrv & 0xf0) <= (ppr & 0xf0))
bellard authored
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
        return;
    cpu_interrupt(s->cpu_env, CPU_INTERRUPT_HARD);
}

static void apic_set_irq(APICState *s, int vector_num, int trigger_mode)
{
    set_bit(s->irr, vector_num);
    if (trigger_mode)
        set_bit(s->tmr, vector_num);
    else
        reset_bit(s->tmr, vector_num);
    apic_update_irq(s);
}

static void apic_eoi(APICState *s)
{
    int isrv;
    isrv = get_highest_priority_int(s->isr);
    if (isrv < 0)
        return;
    reset_bit(s->isr, isrv);
344
345
    /* XXX: send the EOI packet to the APIC bus to allow the I/O APIC to
            set the remote IRR bit for level triggered interrupts. */
bellard authored
346
347
348
    apic_update_irq(s);
}
349
350
static void apic_get_delivery_bitmask(uint32_t *deliver_bitmask,
                                      uint8_t dest, uint8_t dest_mode)
351
352
{
    APICState *apic_iter;
353
    int i;
354
355

    if (dest_mode == 0) {
356
357
358
359
360
361
        if (dest == 0xff) {
            memset(deliver_bitmask, 0xff, MAX_APIC_WORDS * sizeof(uint32_t));
        } else {
            memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t));
            set_bit(deliver_bitmask, dest);
        }
362
363
    } else {
        /* XXX: cluster mode */
364
365
366
367
368
369
370
371
372
373
374
375
376
377
        memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t));
        for(i = 0; i < MAX_APICS; i++) {
            apic_iter = local_apics[i];
            if (apic_iter) {
                if (apic_iter->dest_mode == 0xf) {
                    if (dest & apic_iter->log_dest)
                        set_bit(deliver_bitmask, i);
                } else if (apic_iter->dest_mode == 0x0) {
                    if ((dest & 0xf0) == (apic_iter->log_dest & 0xf0) &&
                        (dest & apic_iter->log_dest & 0x0f)) {
                        set_bit(deliver_bitmask, i);
                    }
                }
            }
378
379
380
381
382
383
384
385
386
387
388
389
        }
    }
}


static void apic_init_ipi(APICState *s)
{
    int i;

    s->tpr = 0;
    s->spurious_vec = 0xff;
    s->log_dest = 0;
bellard authored
390
    s->dest_mode = 0xf;
391
392
393
    memset(s->isr, 0, sizeof(s->isr));
    memset(s->tmr, 0, sizeof(s->tmr));
    memset(s->irr, 0, sizeof(s->irr));
394
395
    for(i = 0; i < APIC_LVT_NB; i++)
        s->lvt[i] = 1 << 16; /* mask LVT */
396
397
398
399
400
401
402
403
404
    s->esr = 0;
    memset(s->icr, 0, sizeof(s->icr));
    s->divide_conf = 0;
    s->count_shift = 0;
    s->initial_count = 0;
    s->initial_count_load_time = 0;
    s->next_time = 0;
}
bellard authored
405
406
407
408
/* send a SIPI message to the CPU to start it */
static void apic_startup(APICState *s, int vector_num)
{
    CPUState *env = s->cpu_env;
bellard authored
409
    if (!(env->hflags & HF_HALTED_MASK))
bellard authored
410
411
        return;
    env->eip = 0;
412
    cpu_x86_load_seg_cache(env, R_CS, vector_num << 8, vector_num << 12,
bellard authored
413
                           0xffff, 0);
bellard authored
414
    env->hflags &= ~HF_HALTED_MASK;
bellard authored
415
416
}
417
418
419
420
static void apic_deliver(APICState *s, uint8_t dest, uint8_t dest_mode,
                         uint8_t delivery_mode, uint8_t vector_num,
                         uint8_t polarity, uint8_t trigger_mode)
{
421
    uint32_t deliver_bitmask[MAX_APIC_WORDS];
422
423
424
    int dest_shorthand = (s->icr[0] >> 18) & 3;
    APICState *apic_iter;
bellard authored
425
    switch (dest_shorthand) {
426
427
428
429
430
431
432
433
434
435
436
437
438
439
    case 0:
        apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode);
        break;
    case 1:
        memset(deliver_bitmask, 0x00, sizeof(deliver_bitmask));
        set_bit(deliver_bitmask, s->id);
        break;
    case 2:
        memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask));
        break;
    case 3:
        memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask));
        reset_bit(deliver_bitmask, s->id);
        break;
bellard authored
440
441
    }
442
443
444
445
446
447
    switch (delivery_mode) {
        case APIC_DM_INIT:
            {
                int trig_mode = (s->icr[0] >> 15) & 1;
                int level = (s->icr[0] >> 14) & 1;
                if (level == 0 && trig_mode == 1) {
448
                    foreach_apic(apic_iter, deliver_bitmask,
449
                                 apic_iter->arb_id = apic_iter->id );
450
451
452
453
454
455
                    return;
                }
            }
            break;

        case APIC_DM_SIPI:
456
            foreach_apic(apic_iter, deliver_bitmask,
457
                         apic_startup(apic_iter, vector_num) );
458
459
460
461
462
463
464
            return;
    }

    apic_bus_deliver(deliver_bitmask, delivery_mode, vector_num, polarity,
                     trigger_mode);
}
bellard authored
465
466
467
468
469
470
471
472
473
474
475
int apic_get_interrupt(CPUState *env)
{
    APICState *s = env->apic_state;
    int intno;

    /* if the APIC is installed or enabled, we let the 8259 handle the
       IRQs */
    if (!s)
        return -1;
    if (!(s->spurious_vec & APIC_SV_ENABLE))
        return -1;
476
bellard authored
477
478
479
480
    /* XXX: spurious IRQ handling */
    intno = get_highest_priority_int(s->irr);
    if (intno < 0)
        return -1;
481
482
    if (s->tpr && intno <= s->tpr)
        return s->spurious_vec & 0xff;
483
    reset_bit(s->irr, intno);
bellard authored
484
485
486
487
488
    set_bit(s->isr, intno);
    apic_update_irq(s);
    return intno;
}
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
int apic_accept_pic_intr(CPUState *env)
{
    APICState *s = env->apic_state;
    uint32_t lvt0;

    if (!s)
        return -1;

    lvt0 = s->lvt[APIC_LVT_LINT0];

    if (s->id == 0 &&
        ((s->apicbase & MSR_IA32_APICBASE_ENABLE) == 0 ||
         ((lvt0 & APIC_LVT_MASKED) == 0 &&
          ((lvt0 >> 8) & 0x7) == APIC_DM_EXTINT)))
        return 1;

    return 0;
}
bellard authored
508
509
510
511
static uint32_t apic_get_current_count(APICState *s)
{
    int64_t d;
    uint32_t val;
512
    d = (qemu_get_clock(vm_clock) - s->initial_count_load_time) >>
bellard authored
513
514
515
        s->count_shift;
    if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
        /* periodic */
516
        val = s->initial_count - (d % ((uint64_t)s->initial_count + 1));
bellard authored
517
518
519
520
521
522
523
524
525
526
527
528
    } else {
        if (d >= s->initial_count)
            val = 0;
        else
            val = s->initial_count - d;
    }
    return val;
}

static void apic_timer_update(APICState *s, int64_t current_time)
{
    int64_t next_time, d;
529
bellard authored
530
    if (!(s->lvt[APIC_LVT_TIMER] & APIC_LVT_MASKED)) {
531
        d = (current_time - s->initial_count_load_time) >>
bellard authored
532
533
            s->count_shift;
        if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
534
            d = ((d / ((uint64_t)s->initial_count + 1)) + 1) * ((uint64_t)s->initial_count + 1);
bellard authored
535
536
537
        } else {
            if (d >= s->initial_count)
                goto no_timer;
538
            d = (uint64_t)s->initial_count + 1;
bellard authored
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
        }
        next_time = s->initial_count_load_time + (d << s->count_shift);
        qemu_mod_timer(s->timer, next_time);
        s->next_time = next_time;
    } else {
    no_timer:
        qemu_del_timer(s->timer);
    }
}

static void apic_timer(void *opaque)
{
    APICState *s = opaque;

    if (!(s->lvt[APIC_LVT_TIMER] & APIC_LVT_MASKED)) {
        apic_set_irq(s, s->lvt[APIC_LVT_TIMER] & 0xff, APIC_TRIGGER_EDGE);
    }
    apic_timer_update(s, s->next_time);
}

static uint32_t apic_mem_readb(void *opaque, target_phys_addr_t addr)
{
    return 0;
}

static uint32_t apic_mem_readw(void *opaque, target_phys_addr_t addr)
{
    return 0;
}

static void apic_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
{
}

static void apic_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)
{
}

static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr)
{
    CPUState *env;
    APICState *s;
    uint32_t val;
    int index;

    env = cpu_single_env;
    if (!env)
        return 0;
    s = env->apic_state;

    index = (addr >> 4) & 0xff;
    switch(index) {
    case 0x02: /* id */
        val = s->id << 24;
        break;
    case 0x03: /* version */
        val = 0x11 | ((APIC_LVT_NB - 1) << 16); /* version 0x11 */
        break;
    case 0x08:
        val = s->tpr;
        break;
600
601
602
    case 0x09:
        val = apic_get_arb_pri(s);
        break;
bellard authored
603
604
605
606
    case 0x0a:
        /* ppr */
        val = apic_get_ppr(s);
        break;
607
608
609
610
611
612
    case 0x0d:
        val = s->log_dest << 24;
        break;
    case 0x0e:
        val = s->dest_mode << 28;
        break;
bellard authored
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
    case 0x0f:
        val = s->spurious_vec;
        break;
    case 0x10 ... 0x17:
        val = s->isr[index & 7];
        break;
    case 0x18 ... 0x1f:
        val = s->tmr[index & 7];
        break;
    case 0x20 ... 0x27:
        val = s->irr[index & 7];
        break;
    case 0x28:
        val = s->esr;
        break;
    case 0x30:
    case 0x31:
        val = s->icr[index & 1];
        break;
bellard authored
632
633
634
    case 0x32 ... 0x37:
        val = s->lvt[index - 0x32];
        break;
bellard authored
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
    case 0x38:
        val = s->initial_count;
        break;
    case 0x39:
        val = apic_get_current_count(s);
        break;
    case 0x3e:
        val = s->divide_conf;
        break;
    default:
        s->esr |= ESR_ILLEGAL_ADDRESS;
        val = 0;
        break;
    }
#ifdef DEBUG_APIC
    printf("APIC read: %08x = %08x\n", (uint32_t)addr, val);
#endif
    return val;
}

static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
{
    CPUState *env;
    APICState *s;
    int index;

    env = cpu_single_env;
    if (!env)
        return;
    s = env->apic_state;

#ifdef DEBUG_APIC
    printf("APIC write: %08x = %08x\n", (uint32_t)addr, val);
#endif

    index = (addr >> 4) & 0xff;
    switch(index) {
    case 0x02:
        s->id = (val >> 24);
        break;
bellard authored
675
676
    case 0x03:
        break;
bellard authored
677
678
    case 0x08:
        s->tpr = val;
679
        apic_update_irq(s);
bellard authored
680
        break;
bellard authored
681
682
683
    case 0x09:
    case 0x0a:
        break;
bellard authored
684
685
686
    case 0x0b: /* EOI */
        apic_eoi(s);
        break;
687
688
689
690
691
692
    case 0x0d:
        s->log_dest = val >> 24;
        break;
    case 0x0e:
        s->dest_mode = val >> 28;
        break;
bellard authored
693
694
    case 0x0f:
        s->spurious_vec = val & 0x1ff;
695
        apic_update_irq(s);
bellard authored
696
        break;
bellard authored
697
698
699
700
701
    case 0x10 ... 0x17:
    case 0x18 ... 0x1f:
    case 0x20 ... 0x27:
    case 0x28:
        break;
bellard authored
702
    case 0x30:
703
704
705
706
707
        s->icr[0] = val;
        apic_deliver(s, (s->icr[1] >> 24) & 0xff, (s->icr[0] >> 11) & 1,
                     (s->icr[0] >> 8) & 7, (s->icr[0] & 0xff),
                     (s->icr[0] >> 14) & 1, (s->icr[0] >> 15) & 1);
        break;
bellard authored
708
    case 0x31:
709
        s->icr[1] = val;
bellard authored
710
711
712
713
714
715
716
717
718
719
720
721
722
723
        break;
    case 0x32 ... 0x37:
        {
            int n = index - 0x32;
            s->lvt[n] = val;
            if (n == APIC_LVT_TIMER)
                apic_timer_update(s, qemu_get_clock(vm_clock));
        }
        break;
    case 0x38:
        s->initial_count = val;
        s->initial_count_load_time = qemu_get_clock(vm_clock);
        apic_timer_update(s, s->initial_count_load_time);
        break;
bellard authored
724
725
    case 0x39:
        break;
bellard authored
726
727
728
729
730
731
732
733
734
735
736
737
738
739
    case 0x3e:
        {
            int v;
            s->divide_conf = val & 0xb;
            v = (s->divide_conf & 3) | ((s->divide_conf >> 1) & 4);
            s->count_shift = (v + 1) & 7;
        }
        break;
    default:
        s->esr |= ESR_ILLEGAL_ADDRESS;
        break;
    }
}
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
static void apic_save(QEMUFile *f, void *opaque)
{
    APICState *s = opaque;
    int i;

    qemu_put_be32s(f, &s->apicbase);
    qemu_put_8s(f, &s->id);
    qemu_put_8s(f, &s->arb_id);
    qemu_put_8s(f, &s->tpr);
    qemu_put_be32s(f, &s->spurious_vec);
    qemu_put_8s(f, &s->log_dest);
    qemu_put_8s(f, &s->dest_mode);
    for (i = 0; i < 8; i++) {
        qemu_put_be32s(f, &s->isr[i]);
        qemu_put_be32s(f, &s->tmr[i]);
        qemu_put_be32s(f, &s->irr[i]);
    }
    for (i = 0; i < APIC_LVT_NB; i++) {
        qemu_put_be32s(f, &s->lvt[i]);
    }
    qemu_put_be32s(f, &s->esr);
    qemu_put_be32s(f, &s->icr[0]);
    qemu_put_be32s(f, &s->icr[1]);
    qemu_put_be32s(f, &s->divide_conf);
    qemu_put_be32s(f, &s->count_shift);
    qemu_put_be32s(f, &s->initial_count);
    qemu_put_be64s(f, &s->initial_count_load_time);
    qemu_put_be64s(f, &s->next_time);
bellard authored
768
769

    qemu_put_timer(f, s->timer);
770
771
772
773
774
775
776
}

static int apic_load(QEMUFile *f, void *opaque, int version_id)
{
    APICState *s = opaque;
    int i;
bellard authored
777
    if (version_id > 2)
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
        return -EINVAL;

    /* XXX: what if the base changes? (registered memory regions) */
    qemu_get_be32s(f, &s->apicbase);
    qemu_get_8s(f, &s->id);
    qemu_get_8s(f, &s->arb_id);
    qemu_get_8s(f, &s->tpr);
    qemu_get_be32s(f, &s->spurious_vec);
    qemu_get_8s(f, &s->log_dest);
    qemu_get_8s(f, &s->dest_mode);
    for (i = 0; i < 8; i++) {
        qemu_get_be32s(f, &s->isr[i]);
        qemu_get_be32s(f, &s->tmr[i]);
        qemu_get_be32s(f, &s->irr[i]);
    }
    for (i = 0; i < APIC_LVT_NB; i++) {
        qemu_get_be32s(f, &s->lvt[i]);
    }
    qemu_get_be32s(f, &s->esr);
    qemu_get_be32s(f, &s->icr[0]);
    qemu_get_be32s(f, &s->icr[1]);
    qemu_get_be32s(f, &s->divide_conf);
    qemu_get_be32s(f, &s->count_shift);
    qemu_get_be32s(f, &s->initial_count);
    qemu_get_be64s(f, &s->initial_count_load_time);
    qemu_get_be64s(f, &s->next_time);
bellard authored
804
805
806

    if (version_id >= 2)
        qemu_get_timer(f, s->timer);
807
808
    return 0;
}
bellard authored
809
810
811
812
813
static void apic_reset(void *opaque)
{
    APICState *s = opaque;
    apic_init_ipi(s);
814
815
816
817
818
819
820

    /*
     * LINT0 delivery mode is set to ExtInt at initialization time
     * typically by BIOS, so PIC interrupt can be delivered to the
     * processor when local APIC is enabled.
     */
    s->lvt[APIC_LVT_LINT0] = 0x700;
821
}
bellard authored
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838

static CPUReadMemoryFunc *apic_mem_read[3] = {
    apic_mem_readb,
    apic_mem_readw,
    apic_mem_readl,
};

static CPUWriteMemoryFunc *apic_mem_write[3] = {
    apic_mem_writeb,
    apic_mem_writew,
    apic_mem_writel,
};

int apic_init(CPUState *env)
{
    APICState *s;
839
840
    if (last_apic_id >= MAX_APICS)
        return -1;
841
    s = qemu_mallocz(sizeof(APICState));
bellard authored
842
843
844
    if (!s)
        return -1;
    env->apic_state = s;
845
846
    apic_init_ipi(s);
    s->id = last_apic_id++;
847
    env->cpuid_apic_id = s->id;
bellard authored
848
    s->cpu_env = env;
849
    s->apicbase = 0xfee00000 |
850
        (s->id ? 0 : MSR_IA32_APICBASE_BSP) | MSR_IA32_APICBASE_ENABLE;
bellard authored
851
852
853
854
855
856
857
858
    /*
     * LINT0 delivery mode is set to ExtInt at initialization time
     * typically by BIOS, so PIC interrupt can be delivered to the
     * processor when local APIC is enabled.
     */
    s->lvt[APIC_LVT_LINT0] = 0x700;
859
    /* XXX: mapping more APICs at the same memory location */
bellard authored
860
861
862
    if (apic_io_memory == 0) {
        /* NOTE: the APIC is directly connected to the CPU - it is not
           on the global memory bus. */
863
        apic_io_memory = cpu_register_io_memory(0, apic_mem_read,
bellard authored
864
                                                apic_mem_write, NULL);
865
866
        cpu_register_physical_memory(s->apicbase & ~0xfff, 0x1000,
                                     apic_io_memory);
bellard authored
867
868
    }
    s->timer = qemu_new_timer(vm_clock, apic_timer, s);
869
870
    register_savevm("apic", s->id, 2, apic_save, apic_load, s);
871
    qemu_register_reset(apic_reset, s);
872
873
    local_apics[s->id] = s;
874
875
876
877
878
    return 0;
}

static void ioapic_service(IOAPICState *s)
{
879
880
    uint8_t i;
    uint8_t trig_mode;
881
    uint8_t vector;
882
    uint8_t delivery_mode;
883
884
885
886
    uint32_t mask;
    uint64_t entry;
    uint8_t dest;
    uint8_t dest_mode;
887
    uint8_t polarity;
888
    uint32_t deliver_bitmask[MAX_APIC_WORDS];
889
890
891
    for (i = 0; i < IOAPIC_NUM_PINS; i++) {
        mask = 1 << i;
892
        if (s->irr & mask) {
893
            entry = s->ioredtbl[i];
894
            if (!(entry & APIC_LVT_MASKED)) {
895
                trig_mode = ((entry >> 15) & 1);
896
897
                dest = entry >> 56;
                dest_mode = (entry >> 11) & 1;
898
899
900
901
902
903
904
905
                delivery_mode = (entry >> 8) & 7;
                polarity = (entry >> 13) & 1;
                if (trig_mode == APIC_TRIGGER_EDGE)
                    s->irr &= ~mask;
                if (delivery_mode == APIC_DM_EXTINT)
                    vector = pic_read_irq(isa_pic);
                else
                    vector = entry & 0xff;
906
907
                apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode);
908
                apic_bus_deliver(deliver_bitmask, delivery_mode,
909
                                 vector, polarity, trig_mode);
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
            }
        }
    }
}

void ioapic_set_irq(void *opaque, int vector, int level)
{
    IOAPICState *s = opaque;

    if (vector >= 0 && vector < IOAPIC_NUM_PINS) {
        uint32_t mask = 1 << vector;
        uint64_t entry = s->ioredtbl[vector];

        if ((entry >> 15) & 1) {
            /* level triggered */
            if (level) {
                s->irr |= mask;
                ioapic_service(s);
            } else {
                s->irr &= ~mask;
            }
        } else {
            /* edge triggered */
            if (level) {
                s->irr |= mask;
                ioapic_service(s);
            }
        }
    }
}

static uint32_t ioapic_mem_readl(void *opaque, target_phys_addr_t addr)
{
    IOAPICState *s = opaque;
    int index;
    uint32_t val = 0;

    addr &= 0xff;
    if (addr == 0x00) {
        val = s->ioregsel;
    } else if (addr == 0x10) {
        switch (s->ioregsel) {
            case 0x00:
                val = s->id << 24;
                break;
            case 0x01:
                val = 0x11 | ((IOAPIC_NUM_PINS - 1) << 16); /* version 0x11 */
                break;
            case 0x02:
                val = 0;
                break;
            default:
                index = (s->ioregsel - 0x10) >> 1;
                if (index >= 0 && index < IOAPIC_NUM_PINS) {
                    if (s->ioregsel & 1)
                        val = s->ioredtbl[index] >> 32;
                    else
                        val = s->ioredtbl[index] & 0xffffffff;
                }
        }
#ifdef DEBUG_IOAPIC
        printf("I/O APIC read: %08x = %08x\n", s->ioregsel, val);
#endif
    }
    return val;
}

static void ioapic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
{
    IOAPICState *s = opaque;
    int index;

    addr &= 0xff;
    if (addr == 0x00)  {
        s->ioregsel = val;
        return;
    } else if (addr == 0x10) {
#ifdef DEBUG_IOAPIC
        printf("I/O APIC write: %08x = %08x\n", s->ioregsel, val);
#endif
        switch (s->ioregsel) {
            case 0x00:
                s->id = (val >> 24) & 0xff;
                return;
            case 0x01:
            case 0x02:
                return;
            default:
                index = (s->ioregsel - 0x10) >> 1;
                if (index >= 0 && index < IOAPIC_NUM_PINS) {
                    if (s->ioregsel & 1) {
                        s->ioredtbl[index] &= 0xffffffff;
                        s->ioredtbl[index] |= (uint64_t)val << 32;
                    } else {
                        s->ioredtbl[index] &= ~0xffffffffULL;
                        s->ioredtbl[index] |= val;
                    }
                    ioapic_service(s);
                }
        }
    }
}

static void ioapic_save(QEMUFile *f, void *opaque)
{
    IOAPICState *s = opaque;
    int i;

    qemu_put_8s(f, &s->id);
    qemu_put_8s(f, &s->ioregsel);
    for (i = 0; i < IOAPIC_NUM_PINS; i++) {
        qemu_put_be64s(f, &s->ioredtbl[i]);
    }
}

static int ioapic_load(QEMUFile *f, void *opaque, int version_id)
{
    IOAPICState *s = opaque;
    int i;

    if (version_id != 1)
        return -EINVAL;

    qemu_get_8s(f, &s->id);
    qemu_get_8s(f, &s->ioregsel);
    for (i = 0; i < IOAPIC_NUM_PINS; i++) {
        qemu_get_be64s(f, &s->ioredtbl[i]);
    }
bellard authored
1038
1039
    return 0;
}
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067

static void ioapic_reset(void *opaque)
{
    IOAPICState *s = opaque;
    int i;

    memset(s, 0, sizeof(*s));
    for(i = 0; i < IOAPIC_NUM_PINS; i++)
        s->ioredtbl[i] = 1 << 16; /* mask LVT */
}

static CPUReadMemoryFunc *ioapic_mem_read[3] = {
    ioapic_mem_readl,
    ioapic_mem_readl,
    ioapic_mem_readl,
};

static CPUWriteMemoryFunc *ioapic_mem_write[3] = {
    ioapic_mem_writel,
    ioapic_mem_writel,
    ioapic_mem_writel,
};

IOAPICState *ioapic_init(void)
{
    IOAPICState *s;
    int io_memory;
1068
    s = qemu_mallocz(sizeof(IOAPICState));
1069
1070
1071
1072
1073
    if (!s)
        return NULL;
    ioapic_reset(s);
    s->id = last_apic_id++;
1074
    io_memory = cpu_register_io_memory(0, ioapic_mem_read,
1075
1076
1077
1078
1079
                                       ioapic_mem_write, s);
    cpu_register_physical_memory(0xfec00000, 0x1000, io_memory);

    register_savevm("ioapic", 0, 1, ioapic_save, ioapic_load, s);
    qemu_register_reset(ioapic_reset, s);
1080
1081
1082
    return s;
}