1
/* ppc - dis . c -- Disassemble PowerPC instructions
2
Copyright 1994 , 1995 , 2000 , 2001 , 2002 , 2003 , 2004 , 2005 , 2006 , 2007
3
Free Software Foundation , Inc .
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Written by Ian Lance Taylor , Cygnus Support
This file is part of GDB , GAS , and the GNU binutils .
GDB , GAS , and the GNU binutils are free software ; you can redistribute
them and / or modify them under the terms of the GNU General Public
License as published by the Free Software Foundation ; either version
2 , or ( at your option ) any later version .
GDB , GAS , and the GNU binutils are distributed in the hope that they
will be useful , but WITHOUT ANY WARRANTY ; without even the implied
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE . See
the GNU General Public License for more details .
You should have received a copy of the GNU General Public License
along with this file ; see the file COPYING . If not , write to the Free
20
Software Foundation , 51 Franklin Street - Fifth Floor , Boston , MA 02110 - 1301 , USA . */
21
# include "dis-asm.h"
22
# define BFD_DEFAULT_TARGET_SIZE 64
23
24
/* ppc . h -- Header file for PowerPC opcode table
25
26
Copyright 1994 , 1995 , 1999 , 2000 , 2001 , 2002 , 2003 , 2004 , 2005 , 2006 ,
2007 Free Software Foundation , Inc .
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
Written by Ian Lance Taylor , Cygnus Support
This file is part of GDB , GAS , and the GNU binutils .
GDB , GAS , and the GNU binutils are free software ; you can redistribute
them and / or modify them under the terms of the GNU General Public
License as published by the Free Software Foundation ; either version
1 , or ( at your option ) any later version .
GDB , GAS , and the GNU binutils are distributed in the hope that they
will be useful , but WITHOUT ANY WARRANTY ; without even the implied
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE . See
the GNU General Public License for more details .
You should have received a copy of the GNU General Public License
along with this file ; see the file COPYING . If not , write to the Free
43
Software Foundation , 51 Franklin Street - Fifth Floor , Boston , MA 02110 - 1301 , USA . */
44
45
46
47
48
49
50
51
52
53
/* The opcode table is an array of struct powerpc_opcode. */
struct powerpc_opcode
{
/* The opcode name. */
const char * name ;
/* The opcode itself . Those bits which will be filled in with
operands are zeroes . */
54
unsigned long opcode ;
55
56
57
58
59
/* The opcode mask . This is used by the disassembler . This is a
mask containing ones indicating those bits which must match the
opcode field , and zeroes indicating those bits which need not
match ( and are presumably filled in by operands ). */
60
unsigned long mask ;
61
62
63
64
/* One bit flags for the opcode . These are used to indicate which
specific processors support the instructions . The defined values
are listed below . */
65
unsigned long flags ;
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
/* An array of operand codes . Each code is an index into the
operand table . They appear in the order which the operands must
appear in assembly code , and are terminated by a zero . */
unsigned char operands [ 8 ];
};
/* The table itself is sorted by major opcode number , and is otherwise
in the order in which the disassembler should consider
instructions . */
extern const struct powerpc_opcode powerpc_opcodes [];
extern const int powerpc_num_opcodes ;
/* Values defined for the flags field of a struct powerpc_opcode. */
/* Opcode is defined for the PowerPC architecture. */
82
# define PPC_OPCODE_PPC 1
83
84
/* Opcode is defined for the POWER (RS/6000) architecture. */
85
# define PPC_OPCODE_POWER 2
86
87
/* Opcode is defined for the POWER2 (Rios 2) architecture. */
88
# define PPC_OPCODE_POWER2 4
89
90
/* Opcode is only defined on 32 bit architectures. */
91
# define PPC_OPCODE_32 8
92
93
/* Opcode is only defined on 64 bit architectures. */
94
# define PPC_OPCODE_64 0x10
95
96
97
98
/* Opcode is supported by the Motorola PowerPC 601 processor . The 601
is assumed to support all PowerPC ( PPC_OPCODE_PPC ) instructions ,
but it also supports many additional POWER instructions . */
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
# define PPC_OPCODE_601 0x20
/* Opcode is supported in both the Power and PowerPC architectures
( ie , compiler ' s - mcpu = common or assembler ' s - mcom ). */
# define PPC_OPCODE_COMMON 0x40
/* Opcode is supported for any Power or PowerPC platform ( this is
for the assembler ' s - many option , and it eliminates duplicates ). */
# define PPC_OPCODE_ANY 0x80
/* Opcode is supported as part of the 64-bit bridge. */
# define PPC_OPCODE_64_BRIDGE 0x100
/* Opcode is supported by Altivec Vector Unit */
# define PPC_OPCODE_ALTIVEC 0x200
/* Opcode is supported by PowerPC 403 processor. */
# define PPC_OPCODE_403 0x400
/* Opcode is supported by PowerPC BookE processor. */
# define PPC_OPCODE_BOOKE 0x800
/* Opcode is only supported by 64-bit PowerPC BookE processor. */
# define PPC_OPCODE_BOOKE64 0x1000
/* Opcode is supported by PowerPC 440 processor. */
# define PPC_OPCODE_440 0x2000
/* Opcode is only supported by Power4 architecture. */
# define PPC_OPCODE_POWER4 0x4000
/* Opcode isn't supported by Power4 architecture. */
# define PPC_OPCODE_NOPOWER4 0x8000
/* Opcode is only supported by POWERPC Classic architecture. */
# define PPC_OPCODE_CLASSIC 0x10000
/* Opcode is only supported by e500x2 Core. */
# define PPC_OPCODE_SPE 0x20000
/* Opcode is supported by e500x2 Integer select APU. */
# define PPC_OPCODE_ISEL 0x40000
/* Opcode is an e500 SPE floating point instruction. */
# define PPC_OPCODE_EFS 0x80000
/* Opcode is supported by branch locking APU. */
# define PPC_OPCODE_BRLOCK 0x100000
/* Opcode is supported by performance monitor APU. */
# define PPC_OPCODE_PMR 0x200000
/* Opcode is supported by cache locking APU. */
# define PPC_OPCODE_CACHELCK 0x400000
/* Opcode is supported by machine check APU. */
# define PPC_OPCODE_RFMCI 0x800000
/* Opcode is only supported by Power5 architecture. */
158
# define PPC_OPCODE_POWER5 0x1000000
159
160
/* Opcode is supported by PowerPC e300 family. */
161
162
163
164
165
166
167
# define PPC_OPCODE_E300 0x2000000
/* Opcode is only supported by Power6 architecture. */
# define PPC_OPCODE_POWER6 0x4000000
/* Opcode is only supported by PowerPC Cell family. */
# define PPC_OPCODE_CELL 0x8000000
168
169
170
171
172
173
174
175
/* A macro to extract the major opcode from an instruction. */
# define PPC_OP ( i ) ((( i ) >> 26 ) & 0x3f )
/* The operands table is an array of struct powerpc_operand. */
struct powerpc_operand
{
176
177
/* A bitmask of bits in the operand. */
unsigned int bitm ;
178
179
180
181
/* How far the operand is left shifted in the instruction .
- 1 to indicate that BITM and SHIFT cannot be used to determine
where the operand goes in the insn . */
182
183
184
185
186
187
int shift ;
/* Insertion function . This is used by the assembler . To insert an
operand value into an instruction , check this field .
If it is NULL , execute
188
i |= ( op & o -> bitm ) << o -> shift ;
189
( i is the instruction which we are filling in , o is a pointer to
190
this structure , and op is the operand value ).
191
192
193
194
195
196
197
198
If this field is not NULL , then simply call it with the
instruction and the operand value . It will return the new value
of the instruction . If the ERRMSG argument is not NULL , then if
the operand value is illegal , * ERRMSG will be set to a warning
string ( the operand will be inserted in any case ). If the
operand value is legal , * ERRMSG will be unchanged ( most operands
can accept any value ). */
199
200
unsigned long ( * insert )
( unsigned long instruction , long op , int dialect , const char ** errmsg ) ;
201
202
203
204
205
/* Extraction function . This is used by the disassembler . To
extract this operand type from an instruction , check this field .
If it is NULL , compute
206
207
208
op = ( i >> o -> shift ) & o -> bitm ;
if (( o -> flags & PPC_OPERAND_SIGNED ) != 0 )
sign_extend ( op ) ;
209
( i is the instruction , o is a pointer to this structure , and op
210
is the result ).
211
212
213
214
215
216
217
If this field is not NULL , then simply call it with the
instruction value . It will return the value of the operand . If
the INVALID argument is not NULL , * INVALID will be set to
non - zero if this operand type can not actually be extracted from
this operand ( i . e ., the instruction does not match ). If the
operand is valid , * INVALID will not be changed . */
218
long ( * extract ) ( unsigned long instruction , int dialect , int * invalid ) ;
219
220
/* One bit syntax flags. */
221
unsigned long flags ;
222
223
224
225
226
227
};
/* Elements in the table are retrieved by indexing with values from
the operands field of the powerpc_opcodes table . */
extern const struct powerpc_operand powerpc_operands [] ;
228
extern const unsigned int num_powerpc_operands ;
229
230
231
232
/* Values defined for the flags field of a struct powerpc_operand. */
/* This operand takes signed values. */
233
# define PPC_OPERAND_SIGNED ( 0x1 )
234
235
236
237
238
/* This operand takes signed values , but also accepts a full positive
range of values when running in 32 bit mode . That is , if bits is
16 , it takes any value from - 0x8000 to 0xffff . In 64 bit mode ,
this flag is ignored . */
239
# define PPC_OPERAND_SIGNOPT ( 0x2 )
240
241
242
243
244
245
246
/* This operand does not actually exist in the assembler input . This
is used to support extended mnemonics such as mr , for which two
operands fields are identical . The assembler should call the
insert function with any op value . The disassembler should call
the extract function , ignore the return value , and check the value
placed in the valid argument . */
247
# define PPC_OPERAND_FAKE ( 0x4 )
248
249
250
251
252
253
/* The next operand should be wrapped in parentheses rather than
separated from this one by a comma . This is used for the load and
store instructions which want their operands to look like
reg , displacement ( reg )
*/
254
# define PPC_OPERAND_PARENS ( 0x8 )
255
256
257
258
259
260
261
262
/* This operand may use the symbolic names for the CR fields , which
are
lt 0 gt 1 eq 2 so 3 un 3
cr0 0 cr1 1 cr2 2 cr3 3
cr4 4 cr5 5 cr6 6 cr7 7
These may be combined arithmetically , as in cr2 * 4 + gt . These are
only supported on the PowerPC , not the POWER . */
263
# define PPC_OPERAND_CR ( 0x10 )
264
265
266
/* This operand names a register . The disassembler uses this to print
register names with a leading 'r' . */
267
# define PPC_OPERAND_GPR ( 0x20 )
268
269
/* Like PPC_OPERAND_GPR, but don't print a leading 'r' for r0. */
270
# define PPC_OPERAND_GPR_0 ( 0x40 )
271
272
273
/* This operand names a floating point register . The disassembler
prints these with a leading 'f' . */
274
# define PPC_OPERAND_FPR ( 0x80 )
275
276
277
/* This operand is a relative branch displacement . The disassembler
prints these symbolically if possible . */
278
# define PPC_OPERAND_RELATIVE ( 0x100 )
279
280
281
/* This operand is an absolute branch address . The disassembler
prints these symbolically if possible . */
282
# define PPC_OPERAND_ABSOLUTE ( 0x200 )
283
284
/* This operand is optional , and is zero if omitted . This is used for
285
example , in the optional BF field in the comparison instructions . The
286
287
288
289
assembler must count the number of operands remaining on the line ,
and the number of operands remaining for the opcode , and decide
whether this operand is present or not . The disassembler should
print this operand out only if it is not zero . */
290
# define PPC_OPERAND_OPTIONAL ( 0x400 )
291
292
293
294
295
296
297
/* This flag is only used with PPC_OPERAND_OPTIONAL . If this operand
is omitted , then for the next operand use this operand value plus
1 , ignoring the next operand field for the opcode . This wretched
hack is needed because the Power rotate instructions can take
either 4 or 5 operands . The disassembler should print this operand
out regardless of the PPC_OPERAND_OPTIONAL field . */
298
# define PPC_OPERAND_NEXT ( 0x800 )
299
300
301
302
303
304
/* This operand should be regarded as a negative number for the
purposes of overflow checking ( i . e ., the normal most negative
number is disallowed and one more than the normal most positive
number is allowed ). This flag will only be set for a signed
operand . */
305
# define PPC_OPERAND_NEGATIVE ( 0x1000 )
306
307
308
/* This operand names a vector unit register . The disassembler
prints these with a leading 'v' . */
309
# define PPC_OPERAND_VR ( 0x2000 )
310
311
/* This operand is for the DS field in a DS form instruction. */
312
# define PPC_OPERAND_DS ( 0x4000 )
313
314
/* This operand is for the DQ field in a DQ form instruction. */
315
316
317
318
# define PPC_OPERAND_DQ ( 0x8000 )
/* Valid range of operand is 0..n rather than 0..n-1. */
# define PPC_OPERAND_PLUS1 ( 0x10000 )
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
/* The POWER and PowerPC assemblers use a few macros . We keep them
with the operands table for simplicity . The macro table is an
array of struct powerpc_macro . */
struct powerpc_macro
{
/* The macro name. */
const char * name ;
/* The number of operands the macro takes. */
unsigned int operands ;
/* One bit flags for the opcode . These are used to indicate which
specific processors support the instructions . The values are the
same as those for the struct powerpc_opcode flags field . */
335
unsigned long flags ;
336
337
338
339
340
341
342
343
344
345
346
/* A format string to turn the macro into a normal instruction .
Each % N in the string is replaced with operand number N ( zero
based ). */
const char * format ;
};
extern const struct powerpc_macro powerpc_macros [] ;
extern const int powerpc_num_macros ;
/* ppc - opc . c -- PowerPC opcode list
347
Copyright 1994 , 1995 , 1996 , 1997 , 1998 , 2000 , 2001 , 2002 , 2003 , 2004 ,
348
2005 , 2006 , 2007 Free Software Foundation , Inc .
349
350
Written by Ian Lance Taylor , Cygnus Support
351
This file is part of GDB , GAS , and the GNU binutils .
352
353
354
355
356
GDB , GAS , and the GNU binutils are free software ; you can redistribute
them and / or modify them under the terms of the GNU General Public
License as published by the Free Software Foundation ; either version
2 , or ( at your option ) any later version .
357
358
359
360
361
GDB , GAS , and the GNU binutils are distributed in the hope that they
will be useful , but WITHOUT ANY WARRANTY ; without even the implied
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE . See
the GNU General Public License for more details .
362
363
364
365
366
You should have received a copy of the GNU General Public License
along with this file ; see the file COPYING . If not , write to the Free
Software Foundation , 51 Franklin Street - Fifth Floor , Boston , MA
02110 - 1301 , USA . */
367
368
369
370
371
372
373
374
375
376
377
378
379
380
/* This file holds the PowerPC opcode table . The opcode table
includes almost all of the extended instruction mnemonics . This
permits the disassembler to use them , and simplifies the assembler
logic , at the cost of increasing the table size . The table is
strictly constant data , so the compiler should be able to put it in
the . text section .
This file also holds the operand table . All knowledge about
inserting operands into instructions and vice - versa is kept in this
file . */
/* Local insertion and extraction functions. */
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
static unsigned long insert_bat ( unsigned long , long , int , const char ** ) ;
static long extract_bat ( unsigned long , int , int * ) ;
static unsigned long insert_bba ( unsigned long , long , int , const char ** ) ;
static long extract_bba ( unsigned long , int , int * ) ;
static unsigned long insert_bdm ( unsigned long , long , int , const char ** ) ;
static long extract_bdm ( unsigned long , int , int * ) ;
static unsigned long insert_bdp ( unsigned long , long , int , const char ** ) ;
static long extract_bdp ( unsigned long , int , int * ) ;
static unsigned long insert_bo ( unsigned long , long , int , const char ** ) ;
static long extract_bo ( unsigned long , int , int * ) ;
static unsigned long insert_boe ( unsigned long , long , int , const char ** ) ;
static long extract_boe ( unsigned long , int , int * ) ;
static unsigned long insert_fxm ( unsigned long , long , int , const char ** ) ;
static long extract_fxm ( unsigned long , int , int * ) ;
static unsigned long insert_mbe ( unsigned long , long , int , const char ** ) ;
static long extract_mbe ( unsigned long , int , int * ) ;
static unsigned long insert_mb6 ( unsigned long , long , int , const char ** ) ;
static long extract_mb6 ( unsigned long , int , int * ) ;
static long extract_nb ( unsigned long , int , int * ) ;
static unsigned long insert_nsi ( unsigned long , long , int , const char ** ) ;
static long extract_nsi ( unsigned long , int , int * ) ;
static unsigned long insert_ral ( unsigned long , long , int , const char ** ) ;
static unsigned long insert_ram ( unsigned long , long , int , const char ** ) ;
static unsigned long insert_raq ( unsigned long , long , int , const char ** ) ;
static unsigned long insert_ras ( unsigned long , long , int , const char ** ) ;
static unsigned long insert_rbs ( unsigned long , long , int , const char ** ) ;
static long extract_rbs ( unsigned long , int , int * ) ;
static unsigned long insert_sh6 ( unsigned long , long , int , const char ** ) ;
static long extract_sh6 ( unsigned long , int , int * ) ;
static unsigned long insert_spr ( unsigned long , long , int , const char ** ) ;
static long extract_spr ( unsigned long , int , int * ) ;
static unsigned long insert_sprg ( unsigned long , long , int , const char ** ) ;
static long extract_sprg ( unsigned long , int , int * ) ;
static unsigned long insert_tbr ( unsigned long , long , int , const char ** ) ;
static long extract_tbr ( unsigned long , int , int * ) ;
416
417
418
/* The operands table .
419
The fields are bitm , shift , insert , extract , flags .
420
421
422
423
424
425
426
We used to put parens around the various additions , like the one
for BA just below . However , that caused trouble with feeble
compilers with a limit on depth of a parenthesized expression , like
( reportedly ) the compiler in Microsoft Developer Studio 5 . So we
omit the parens , since the macros are never used in a context where
the addition will be ambiguous . */
427
428
429
430
431
const struct powerpc_operand powerpc_operands [] =
{
/* The zero index is used to indicate the end of the list of
operands . */
432
433
# define UNUSED 0
{ 0 , 0 , NULL , NULL , 0 } ,
434
435
/* The BA field in an XL form instruction. */
436
# define BA UNUSED + 1
437
438
439
440
/* The BI field in a B form or XL form instruction. */
# define BI BA
# define BI_MASK ( 0x1f << 16 )
{ 0x1f , 16 , NULL , NULL , PPC_OPERAND_CR } ,
441
442
443
/* The BA field in an XL form instruction when it must be the same
as the BT field in the same instruction . */
444
# define BAT BA + 1
445
{ 0x1f , 16 , insert_bat , extract_bat , PPC_OPERAND_FAKE } ,
446
447
/* The BB field in an XL form instruction. */
448
# define BB BAT + 1
449
# define BB_MASK ( 0x1f << 11 )
450
{ 0x1f , 11 , NULL , NULL , PPC_OPERAND_CR } ,
451
452
453
/* The BB field in an XL form instruction when it must be the same
as the BA field in the same instruction . */
454
# define BBA BB + 1
455
{ 0x1f , 11 , insert_bba , extract_bba , PPC_OPERAND_FAKE } ,
456
457
458
/* The BD field in a B form instruction . The lower two bits are
forced to zero . */
459
# define BD BBA + 1
460
{ 0xfffc , 0 , NULL , NULL , PPC_OPERAND_RELATIVE | PPC_OPERAND_SIGNED } ,
461
462
463
/* The BD field in a B form instruction when absolute addressing is
used . */
464
# define BDA BD + 1
465
{ 0xfffc , 0 , NULL , NULL , PPC_OPERAND_ABSOLUTE | PPC_OPERAND_SIGNED } ,
466
467
468
/* The BD field in a B form instruction when the - modifier is used .
This sets the y bit of the BO field appropriately . */
469
# define BDM BDA + 1
470
{ 0xfffc , 0 , insert_bdm , extract_bdm ,
471
472
473
474
PPC_OPERAND_RELATIVE | PPC_OPERAND_SIGNED } ,
/* The BD field in a B form instruction when the - modifier is used
and absolute address is used . */
475
# define BDMA BDM + 1
476
{ 0xfffc , 0 , insert_bdm , extract_bdm ,
477
478
479
480
PPC_OPERAND_ABSOLUTE | PPC_OPERAND_SIGNED } ,
/* The BD field in a B form instruction when the + modifier is used .
This sets the y bit of the BO field appropriately . */
481
# define BDP BDMA + 1
482
{ 0xfffc , 0 , insert_bdp , extract_bdp ,
483
484
485
486
PPC_OPERAND_RELATIVE | PPC_OPERAND_SIGNED } ,
/* The BD field in a B form instruction when the + modifier is used
and absolute addressing is used . */
487
# define BDPA BDP + 1
488
{ 0xfffc , 0 , insert_bdp , extract_bdp ,
489
490
491
PPC_OPERAND_ABSOLUTE | PPC_OPERAND_SIGNED } ,
/* The BF field in an X or XL form instruction. */
492
# define BF BDPA + 1
493
494
495
496
497
498
499
/* The CRFD field in an X form instruction. */
# define CRFD BF
{ 0x7 , 23 , NULL , NULL , PPC_OPERAND_CR } ,
/* The BF field in an X or XL form instruction. */
# define BFF BF + 1
{ 0x7 , 23 , NULL , NULL , 0 } ,
500
501
502
/* An optional BF field . This is used for comparison instructions ,
in which an omitted BF field is taken as zero . */
503
504
# define OBF BFF + 1
{ 0x7 , 23 , NULL , NULL , PPC_OPERAND_CR | PPC_OPERAND_OPTIONAL } ,
505
506
/* The BFA field in an X or XL form instruction. */
507
# define BFA OBF + 1
508
{ 0x7 , 18 , NULL , NULL , PPC_OPERAND_CR } ,
509
510
511
/* The BO field in a B form instruction . Certain values are
illegal . */
512
# define BO BFA + 1
513
# define BO_MASK ( 0x1f << 21 )
514
{ 0x1f , 21 , insert_bo , extract_bo , 0 } ,
515
516
517
/* The BO field in a B form instruction when the + or - modifier is
used . This is like the BO field , but it must be even . */
518
# define BOE BO + 1
519
{ 0x1e , 21 , insert_boe , extract_boe , 0 } ,
520
521
# define BH BOE + 1
522
{ 0x3 , 11 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
523
524
/* The BT field in an X or XL form instruction. */
525
# define BT BH + 1
526
{ 0x1f , 21 , NULL , NULL , PPC_OPERAND_CR } ,
527
528
529
530
531
/* The condition register number portion of the BI field in a B form
or XL form instruction . This is used for the extended
conditional branch mnemonics , which set the lower two bits of the
BI field . This field is optional . */
532
# define CR BT + 1
533
{ 0x7 , 18 , NULL , NULL , PPC_OPERAND_CR | PPC_OPERAND_OPTIONAL } ,
534
535
536
/* The CRB field in an X form instruction. */
# define CRB CR + 1
537
538
539
540
/* The MB field in an M form instruction. */
# define MB CRB
# define MB_MASK ( 0x1f << 6 )
{ 0x1f , 6 , NULL , NULL , 0 } ,
541
542
/* The CRFS field in an X form instruction. */
543
544
# define CRFS CRB + 1
{ 0x7 , 0 , NULL , NULL , PPC_OPERAND_CR } ,
545
546
547
/* The CT field in an X form instruction. */
# define CT CRFS + 1
548
549
550
/* The MO field in an mbar instruction. */
# define MO CT
{ 0x1f , 21 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
551
552
553
554
/* The D field in a D form instruction . This is a displacement off
a register , and implies that the next operand is a register in
parentheses . */
555
# define D CT + 1
556
{ 0xffff , 0 , NULL , NULL , PPC_OPERAND_PARENS | PPC_OPERAND_SIGNED } ,
557
558
559
560
/* The DE field in a DE form instruction . This is like D , but is 12
bits only . */
# define DE D + 1
561
{ 0xfff , 4 , NULL , NULL , PPC_OPERAND_PARENS | PPC_OPERAND_SIGNED } ,
562
563
564
565
/* The DES field in a DES form instruction . This is like DS , but is 14
bits only ( 12 stored .) */
# define DES DE + 1
566
{ 0x3ffc , 2 , NULL , NULL , PPC_OPERAND_PARENS | PPC_OPERAND_SIGNED } ,
567
568
569
570
/* The DQ field in a DQ form instruction . This is like D , but the
lower four bits are forced to zero . */
# define DQ DES + 1
571
572
{ 0xfff0 , 0 , NULL , NULL ,
PPC_OPERAND_PARENS | PPC_OPERAND_SIGNED | PPC_OPERAND_DQ } ,
573
574
575
/* The DS field in a DS form instruction . This is like D , but the
lower two bits are forced to zero . */
576
# define DS DQ + 1
577
578
{ 0xfffc , 0 , NULL , NULL ,
PPC_OPERAND_PARENS | PPC_OPERAND_SIGNED | PPC_OPERAND_DS } ,
579
580
581
/* The E field in a wrteei instruction. */
# define E DS + 1
582
{ 0x1 , 15 , NULL , NULL , 0 } ,
583
584
/* The FL1 field in a POWER SC form instruction. */
585
# define FL1 E + 1
586
587
588
/* The U field in an X form instruction. */
# define U FL1
{ 0xf , 12 , NULL , NULL , 0 } ,
589
590
/* The FL2 field in a POWER SC form instruction. */
591
# define FL2 FL1 + 1
592
{ 0x7 , 2 , NULL , NULL , 0 } ,
593
594
/* The FLM field in an XFL form instruction. */
595
# define FLM FL2 + 1
596
{ 0xff , 17 , NULL , NULL , 0 } ,
597
598
/* The FRA field in an X or A form instruction. */
599
# define FRA FLM + 1
600
# define FRA_MASK ( 0x1f << 16 )
601
{ 0x1f , 16 , NULL , NULL , PPC_OPERAND_FPR } ,
602
603
/* The FRB field in an X or A form instruction. */
604
# define FRB FRA + 1
605
# define FRB_MASK ( 0x1f << 11 )
606
{ 0x1f , 11 , NULL , NULL , PPC_OPERAND_FPR } ,
607
608
/* The FRC field in an A form instruction. */
609
# define FRC FRB + 1
610
# define FRC_MASK ( 0x1f << 6 )
611
{ 0x1f , 6 , NULL , NULL , PPC_OPERAND_FPR } ,
612
613
614
/* The FRS field in an X form instruction or the FRT field in a D , X
or A form instruction . */
615
616
# define FRS FRC + 1
# define FRT FRS
617
{ 0x1f , 21 , NULL , NULL , PPC_OPERAND_FPR } ,
618
619
/* The FXM field in an XFX instruction. */
620
# define FXM FRS + 1
621
{ 0xff , 12 , insert_fxm , extract_fxm , 0 } ,
622
623
624
/* Power4 version for mfcr. */
# define FXM4 FXM + 1
625
{ 0xff , 12 , insert_fxm , extract_fxm , PPC_OPERAND_OPTIONAL } ,
626
627
/* The L field in a D or X form instruction. */
628
# define L FXM4 + 1
629
{ 0x1 , 21 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
630
631
632
/* The LEV field in a POWER SVC form instruction. */
# define SVC_LEV L + 1
633
{ 0x7f , 5 , NULL , NULL , 0 } ,
634
635
636
/* The LEV field in an SC form instruction. */
# define LEV SVC_LEV + 1
637
{ 0x7f , 5 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
638
639
640
/* The LI field in an I form instruction . The lower two bits are
forced to zero . */
641
# define LI LEV + 1
642
{ 0x3fffffc , 0 , NULL , NULL , PPC_OPERAND_RELATIVE | PPC_OPERAND_SIGNED } ,
643
644
645
/* The LI field in an I form instruction when used as an absolute
address . */
646
# define LIA LI + 1
647
{ 0x3fffffc , 0 , NULL , NULL , PPC_OPERAND_ABSOLUTE | PPC_OPERAND_SIGNED } ,
648
649
650
/* The LS field in an X (sync) form instruction. */
# define LS LIA + 1
651
{ 0x3 , 21 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
652
653
/* The ME field in an M form instruction. */
654
# define ME LS + 1
655
# define ME_MASK ( 0x1f << 1 )
656
{ 0x1f , 1 , NULL , NULL , 0 } ,
657
658
659
660
661
/* The MB and ME fields in an M form instruction expressed a single
operand which is a bitmask indicating which bits to select . This
is a two operand form using PPC_OPERAND_NEXT . See the
description in opcode / ppc . h for what this means . */
662
# define MBE ME + 1
663
664
{ 0x1f , 6 , NULL , NULL , PPC_OPERAND_OPTIONAL | PPC_OPERAND_NEXT } ,
{ - 1 , 0 , insert_mbe , extract_mbe , 0 } ,
665
666
667
/* The MB or ME field in an MD or MDS form instruction . The high
bit is wrapped to the low end . */
668
669
# define MB6 MBE + 2
# define ME6 MB6
670
# define MB6_MASK ( 0x3f << 5 )
671
{ 0x3f , 5 , insert_mb6 , extract_mb6 , 0 } ,
672
673
674
/* The NB field in an X form instruction . The value 32 is stored as
0 . */
675
676
# define NB MB6 + 1
{ 0x1f , 11 , NULL , extract_nb , PPC_OPERAND_PLUS1 } ,
677
678
679
/* The NSI field in a D form instruction . This is the same as the
SI field , only negated . */
680
# define NSI NB + 1
681
{ 0xffff , 0 , insert_nsi , extract_nsi ,
682
683
PPC_OPERAND_NEGATIVE | PPC_OPERAND_SIGNED } ,
684
685
/* The RA field in an D, DS, DQ, X, XO, M, or MDS form instruction. */
# define RA NSI + 1
686
# define RA_MASK ( 0x1f << 16 )
687
{ 0x1f , 16 , NULL , NULL , PPC_OPERAND_GPR } ,
688
689
690
/* As above, but 0 in the RA field means zero, not r0. */
# define RA0 RA + 1
691
{ 0x1f , 16 , NULL , NULL , PPC_OPERAND_GPR_0 } ,
692
693
694
695
/* The RA field in the DQ form lq instruction , which has special
value restrictions . */
# define RAQ RA0 + 1
696
{ 0x1f , 16 , insert_raq , NULL , PPC_OPERAND_GPR_0 } ,
697
698
699
700
/* The RA field in a D or X form instruction which is an updating
load , which means that the RA field may not be zero and may not
equal the RT field . */
701
# define RAL RAQ + 1
702
{ 0x1f , 16 , insert_ral , NULL , PPC_OPERAND_GPR_0 } ,
703
704
705
/* The RA field in an lmw instruction , which has special value
restrictions . */
706
# define RAM RAL + 1
707
{ 0x1f , 16 , insert_ram , NULL , PPC_OPERAND_GPR_0 } ,
708
709
710
711
/* The RA field in a D or X form instruction which is an updating
store or an updating floating point load , which means that the RA
field may not be zero . */
712
# define RAS RAM + 1
713
{ 0x1f , 16 , insert_ras , NULL , PPC_OPERAND_GPR_0 } ,
714
715
716
/* The RA field of the tlbwe instruction, which is optional. */
# define RAOPT RAS + 1
717
{ 0x1f , 16 , NULL , NULL , PPC_OPERAND_GPR | PPC_OPERAND_OPTIONAL } ,
718
719
/* The RB field in an X, XO, M, or MDS form instruction. */
720
# define RB RAOPT + 1
721
# define RB_MASK ( 0x1f << 11 )
722
{ 0x1f , 11 , NULL , NULL , PPC_OPERAND_GPR } ,
723
724
725
726
/* The RB field in an X form instruction when it must be the same as
the RS field in the instruction . This is used for extended
mnemonics like mr . */
727
# define RBS RB + 1
728
{ 0x1f , 11 , insert_rbs , extract_rbs , PPC_OPERAND_FAKE } ,
729
730
731
732
/* The RS field in a D , DS , X , XFX , XS , M , MD or MDS form
instruction or the RT field in a D , DS , X , XFX or XO form
instruction . */
733
734
# define RS RBS + 1
# define RT RS
735
# define RT_MASK ( 0x1f << 21 )
736
{ 0x1f , 21 , NULL , NULL , PPC_OPERAND_GPR } ,
737
738
739
/* The RS and RT fields of the DS form stq instruction , which have
special value restrictions . */
740
# define RSQ RS + 1
741
742
# define RTQ RSQ
{ 0x1e , 21 , NULL , NULL , PPC_OPERAND_GPR_0 } ,
743
744
/* The RS field of the tlbwe instruction, which is optional. */
745
# define RSO RSQ + 1
746
# define RTO RSO
747
{ 0x1f , 21 , NULL , NULL , PPC_OPERAND_GPR | PPC_OPERAND_OPTIONAL } ,
748
749
/* The SH field in an X or M form instruction. */
750
# define SH RSO + 1
751
# define SH_MASK ( 0x1f << 11 )
752
753
754
/* The other UIMM field in a EVX form instruction. */
# define EVUIMM SH
{ 0x1f , 11 , NULL , NULL , 0 } ,
755
756
/* The SH field in an MD form instruction. This is split. */
757
# define SH6 SH + 1
758
# define SH6_MASK (( 0x1f << 11 ) | ( 1 << 1 ))
759
{ 0x3f , - 1 , insert_sh6 , extract_sh6 , 0 } ,
760
761
762
/* The SH field of the tlbwe instruction, which is optional. */
# define SHO SH6 + 1
763
{ 0x1f , 11 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
764
765
/* The SI field in a D form instruction. */
766
# define SI SHO + 1
767
{ 0xffff , 0 , NULL , NULL , PPC_OPERAND_SIGNED } ,
768
769
770
/* The SI field in a D form instruction when we accept a wide range
of positive values . */
771
# define SISIGNOPT SI + 1
772
{ 0xffff , 0 , NULL , NULL , PPC_OPERAND_SIGNED | PPC_OPERAND_SIGNOPT } ,
773
774
775
/* The SPR field in an XFX form instruction . This is flipped -- the
lower 5 bits are stored in the upper 5 and vice - versa . */
776
777
# define SPR SISIGNOPT + 1
# define PMR SPR
778
# define SPR_MASK ( 0x3ff << 11 )
779
{ 0x3ff , 11 , insert_spr , extract_spr , 0 } ,
780
781
/* The BAT index number in an XFX form m[ft]ibat[lu] instruction. */
782
# define SPRBAT SPR + 1
783
# define SPRBAT_MASK ( 0x3 << 17 )
784
{ 0x3 , 17 , NULL , NULL , 0 } ,
785
786
/* The SPRG register number in an XFX form m[ft]sprg instruction. */
787
# define SPRG SPRBAT + 1
788
{ 0x1f , 16 , insert_sprg , extract_sprg , 0 } ,
789
790
/* The SR field in an X form instruction. */
791
# define SR SPRG + 1
792
{ 0xf , 16 , NULL , NULL , 0 } ,
793
794
795
/* The STRM field in an X AltiVec form instruction. */
# define STRM SR + 1
796
{ 0x3 , 21 , NULL , NULL , 0 } ,
797
798
/* The SV field in a POWER SC form instruction. */
799
# define SV STRM + 1
800
{ 0x3fff , 2 , NULL , NULL , 0 } ,
801
802
803
/* The TBR field in an XFX form instruction . This is like the SPR
field , but it is optional . */
804
# define TBR SV + 1
805
{ 0x3ff , 11 , insert_tbr , extract_tbr , PPC_OPERAND_OPTIONAL } ,
806
807
/* The TO field in a D or X form instruction. */
808
# define TO TBR + 1
809
# define TO_MASK ( 0x1f << 21 )
810
{ 0x1f , 21 , NULL , NULL , 0 } ,
811
812
/* The UI field in a D form instruction. */
813
814
# define UI TO + 1
{ 0xffff , 0 , NULL , NULL , 0 } ,
815
816
817
/* The VA field in a VA, VX or VXR form instruction. */
# define VA UI + 1
818
{ 0x1f , 16 , NULL , NULL , PPC_OPERAND_VR } ,
819
820
821
/* The VB field in a VA, VX or VXR form instruction. */
# define VB VA + 1
822
{ 0x1f , 11 , NULL , NULL , PPC_OPERAND_VR } ,
823
824
825
/* The VC field in a VA form instruction. */
# define VC VB + 1
826
{ 0x1f , 6 , NULL , NULL , PPC_OPERAND_VR } ,
827
828
829
830
/* The VD or VS field in a VA, VX, VXR or X form instruction. */
# define VD VC + 1
# define VS VD
831
{ 0x1f , 21 , NULL , NULL , PPC_OPERAND_VR } ,
832
833
834
/* The SIMM field in a VX form instruction. */
# define SIMM VD + 1
835
{ 0x1f , 16 , NULL , NULL , PPC_OPERAND_SIGNED } ,
836
837
/* The UIMM field in a VX form instruction, and TE in Z form. */
838
# define UIMM SIMM + 1
839
840
# define TE UIMM
{ 0x1f , 16 , NULL , NULL , 0 } ,
841
842
843
/* The SHB field in a VA form instruction. */
# define SHB UIMM + 1
844
{ 0xf , 6 , NULL , NULL , 0 } ,
845
846
/* The other UIMM field in a half word EVX form instruction. */
847
848
# define EVUIMM_2 SHB + 1
{ 0x3e , 10 , NULL , NULL , PPC_OPERAND_PARENS } ,
849
850
851
/* The other UIMM field in a word EVX form instruction. */
# define EVUIMM_4 EVUIMM_2 + 1
852
{ 0x7c , 9 , NULL , NULL , PPC_OPERAND_PARENS } ,
853
854
855
/* The other UIMM field in a double EVX form instruction. */
# define EVUIMM_8 EVUIMM_4 + 1
856
{ 0xf8 , 8 , NULL , NULL , PPC_OPERAND_PARENS } ,
857
858
859
/* The WS field. */
# define WS EVUIMM_8 + 1
860
861
862
863
864
865
866
867
868
869
870
871
{ 0x7 , 11 , NULL , NULL , 0 } ,
/* The L field in an mtmsrd or A form instruction or W in an X form. */
# define A_L WS + 1
# define W A_L
{ 0x1 , 16 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
# define RMC A_L + 1
{ 0x3 , 9 , NULL , NULL , 0 } ,
# define R RMC + 1
{ 0x1 , 16 , NULL , NULL , 0 } ,
872
873
874
# define SP R + 1
{ 0x3 , 19 , NULL , NULL , 0 } ,
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
# define S SP + 1
{ 0x1 , 20 , NULL , NULL , 0 } ,
/* SH field starting at bit position 16. */
# define SH16 S + 1
/* The DCM and DGM fields in a Z form instruction. */
# define DCM SH16
# define DGM DCM
{ 0x3f , 10 , NULL , NULL , 0 } ,
/* The EH field in larx instruction. */
# define EH SH16 + 1
{ 0x1 , 0 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
/* The L field in an mtfsf or XFL form instruction. */
# define XFL_L EH + 1
{ 0x1 , 25 , NULL , NULL , PPC_OPERAND_OPTIONAL } ,
893
894
};
895
896
897
const unsigned int num_powerpc_operands = ( sizeof ( powerpc_operands )
/ sizeof ( powerpc_operands [ 0 ])) ;
898
899
900
901
902
903
904
905
/* The functions used to insert and extract complicated operands. */
/* The BA field in an XL form instruction when it must be the same as
the BT field in the same instruction . This operand is marked FAKE .
The insertion function just copies the BT field into the BA field ,
and the extraction function just checks that the fields are the
same . */
ths
authored
18 years ago
906
static unsigned long
907
908
909
910
insert_bat ( unsigned long insn ,
long value ATTRIBUTE_UNUSED ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
911
912
913
914
915
{
return insn | ((( insn >> 21 ) & 0x1f ) << 16 ) ;
}
static long
916
917
918
extract_bat ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid )
919
{
920
if ((( insn >> 21 ) & 0x1f ) != (( insn >> 16 ) & 0x1f ))
921
922
923
924
925
926
927
928
929
930
931
* invalid = 1 ;
return 0 ;
}
/* The BB field in an XL form instruction when it must be the same as
the BA field in the same instruction . This operand is marked FAKE .
The insertion function just copies the BA field into the BB field ,
and the extraction function just checks that the fields are the
same . */
static unsigned long
932
933
934
935
insert_bba ( unsigned long insn ,
long value ATTRIBUTE_UNUSED ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
936
937
938
939
940
{
return insn | ((( insn >> 16 ) & 0x1f ) << 11 ) ;
}
static long
941
942
943
extract_bba ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid )
944
{
945
if ((( insn >> 16 ) & 0x1f ) != (( insn >> 11 ) & 0x1f ))
946
947
948
949
950
951
* invalid = 1 ;
return 0 ;
}
/* The BD field in a B form instruction when the - modifier is used .
This modifier means that the branch is not expected to be taken .
952
953
954
955
956
957
958
959
960
For chips built to versions of the architecture prior to version 2
( ie . not Power4 compatible ), we set the y bit of the BO field to 1
if the offset is negative . When extracting , we require that the y
bit be 1 and that the offset be positive , since if the y bit is 0
we just want to print the normal form of the instruction .
Power4 compatible targets use two bits , "a" , and "t" , instead of
the "y" bit . "at" == 00 => no hint , "at" == 01 => unpredictable ,
"at" == 10 => not taken , "at" == 11 => taken . The "t" bit is 00001
in BO field , the "a" bit is 00010 for branch on CR ( BI ) and 01000
961
962
963
964
965
for branch on CTR . We only handle the taken / not - taken hint here .
Note that we don ' t relax the conditions tested here when
disassembling with - Many because insns using extract_bdm and
extract_bdp always occur in pairs . One or the other will always
be valid . */
966
967
static unsigned long
968
969
970
971
insert_bdm ( unsigned long insn ,
long value ,
int dialect ,
const char ** errmsg ATTRIBUTE_UNUSED )
972
{
973
974
975
976
977
978
979
980
981
982
983
984
if (( dialect & PPC_OPCODE_POWER4 ) == 0 )
{
if (( value & 0x8000 ) != 0 )
insn |= 1 << 21 ;
}
else
{
if (( insn & ( 0x14 << 21 )) == ( 0x04 << 21 ))
insn |= 0x02 << 21 ;
else if (( insn & ( 0x14 << 21 )) == ( 0x10 << 21 ))
insn |= 0x08 << 21 ;
}
985
986
987
988
return insn | ( value & 0xfffc ) ;
}
static long
989
990
991
extract_bdm ( unsigned long insn ,
int dialect ,
int * invalid )
992
{
993
994
995
996
997
if (( dialect & PPC_OPCODE_POWER4 ) == 0 )
{
if ((( insn & ( 1 << 21 )) == 0 ) != (( insn & ( 1 << 15 )) == 0 ))
* invalid = 1 ;
}
998
else
999
1000
1001
1002
1003
1004
1005
{
if (( insn & ( 0x17 << 21 )) != ( 0x06 << 21 )
&& ( insn & ( 0x1d << 21 )) != ( 0x18 << 21 ))
* invalid = 1 ;
}
return (( insn & 0xfffc ) ^ 0x8000 ) - 0x8000 ;
1006
1007
1008
1009
1010
1011
1012
}
/* The BD field in a B form instruction when the + modifier is used .
This is like BDM , above , except that the branch is expected to be
taken . */
static unsigned long
1013
1014
1015
1016
insert_bdp ( unsigned long insn ,
long value ,
int dialect ,
const char ** errmsg ATTRIBUTE_UNUSED )
1017
{
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
if (( dialect & PPC_OPCODE_POWER4 ) == 0 )
{
if (( value & 0x8000 ) == 0 )
insn |= 1 << 21 ;
}
else
{
if (( insn & ( 0x14 << 21 )) == ( 0x04 << 21 ))
insn |= 0x03 << 21 ;
else if (( insn & ( 0x14 << 21 )) == ( 0x10 << 21 ))
insn |= 0x09 << 21 ;
}
1030
1031
1032
1033
return insn | ( value & 0xfffc ) ;
}
static long
1034
1035
1036
extract_bdp ( unsigned long insn ,
int dialect ,
int * invalid )
1037
{
1038
1039
1040
1041
1042
if (( dialect & PPC_OPCODE_POWER4 ) == 0 )
{
if ((( insn & ( 1 << 21 )) == 0 ) == (( insn & ( 1 << 15 )) == 0 ))
* invalid = 1 ;
}
1043
else
1044
1045
1046
1047
1048
1049
1050
{
if (( insn & ( 0x17 << 21 )) != ( 0x07 << 21 )
&& ( insn & ( 0x1d << 21 )) != ( 0x19 << 21 ))
* invalid = 1 ;
}
return (( insn & 0xfffc ) ^ 0x8000 ) - 0x8000 ;
1051
1052
1053
1054
1055
}
/* Check for legal values of a BO field. */
static int
1056
valid_bo ( long value , int dialect , int extract )
1057
1058
1059
{
if (( dialect & PPC_OPCODE_POWER4 ) == 0 )
{
1060
int valid ;
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
/* Certain encodings have bits that are required to be zero .
These are ( z must be zero , y may be anything ):
001 zy
011 zy
1 z00y
1 z01y
1 z1zz
*/
switch ( value & 0x14 )
{
default :
case 0 :
1073
1074
valid = 1 ;
break ;
1075
case 0x4 :
1076
1077
valid = ( value & 0x2 ) == 0 ;
break ;
1078
case 0x10 :
1079
1080
valid = ( value & 0x8 ) == 0 ;
break ;
1081
case 0x14 :
1082
1083
valid = value == 0x14 ;
break ;
1084
}
1085
1086
1087
1088
1089
/* When disassembling with -Many, accept power4 encodings too. */
if ( valid
|| ( dialect & PPC_OPCODE_ANY ) == 0
|| ! extract )
return valid ;
1090
}
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
/* Certain encodings have bits that are required to be zero .
These are ( z must be zero , a & t may be anything ) :
0000 z
0001 z
0100 z
0101 z
001 at
011 at
1 a00t
1 a01t
1 z1zz
*/
if (( value & 0x14 ) == 0 )
return ( value & 0x1 ) == 0 ;
else if (( value & 0x14 ) == 0x14 )
return value == 0x14 ;
1108
else
1109
return 1 ;
1110
1111
1112
1113
1114
1115
}
/* The BO field in a B form instruction . Warn about attempts to set
the field to an illegal value . */
static unsigned long
1116
1117
1118
1119
1120
insert_bo ( unsigned long insn ,
long value ,
int dialect ,
const char ** errmsg )
{
1121
if ( ! valid_bo ( value , dialect , 0 ))
1122
* errmsg = _ ( "invalid conditional option" );
1123
1124
1125
1126
return insn | (( value & 0x1f ) << 21 );
}
static long
1127
1128
1129
extract_bo ( unsigned long insn ,
int dialect ,
int * invalid )
1130
{
1131
long value ;
1132
1133
value = ( insn >> 21 ) & 0x1f ;
1134
if ( ! valid_bo ( value , dialect , 1 ))
1135
1136
1137
1138
1139
1140
1141
1142
1143
* invalid = 1 ;
return value ;
}
/* The BO field in a B form instruction when the + or - modifier is
used . This is like the BO field , but it must be even . When
extracting it , we force it to be even . */
static unsigned long
1144
1145
1146
1147
insert_boe ( unsigned long insn ,
long value ,
int dialect ,
const char ** errmsg )
1148
{
1149
if ( ! valid_bo ( value , dialect , 0 ))
1150
1151
1152
1153
* errmsg = _ ( "invalid conditional option" );
else if (( value & 1 ) != 0 )
* errmsg = _ ( "attempt to set y bit when using + or - modifier" );
1154
1155
1156
1157
return insn | (( value & 0x1f ) << 21 );
}
static long
1158
1159
1160
extract_boe ( unsigned long insn ,
int dialect ,
int * invalid )
1161
{
1162
long value ;
1163
1164
value = ( insn >> 21 ) & 0x1f ;
1165
if ( ! valid_bo ( value , dialect , 1 ))
1166
1167
1168
1169
* invalid = 1 ;
return value & 0x1e ;
}
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
/* FXM mask in mfcr and mtcrf instructions. */
static unsigned long
insert_fxm ( unsigned long insn ,
long value ,
int dialect ,
const char ** errmsg )
{
/* If we ' re handling the mfocrf and mtocrf insns ensure that exactly
one bit of the mask field is set . */
if (( insn & ( 1 << 20 )) != 0 )
{
if ( value == 0 || ( value & - value ) != value )
{
* errmsg = _ ( "invalid mask field" );
value = 0 ;
}
}
/* If the optional field on mfcr is missing that means we want to use
the old form of the instruction that moves the whole cr . In that
case we ' ll have VALUE zero . There doesn ' t seem to be a way to
distinguish this from the case where someone writes mfcr % r3 , 0 . */
else if ( value == 0 )
;
/* If only one bit of the FXM field is set , we can use the new form
of the instruction , which is faster . Unlike the Power4 branch hint
encoding , this is not backward compatible . Do not generate the
new form unless - mpower4 has been given , or - many and the two
operand form of mfcr was used . */
else if (( value & - value ) == value
&& (( dialect & PPC_OPCODE_POWER4 ) != 0
|| (( dialect & PPC_OPCODE_ANY ) != 0
&& ( insn & ( 0x3ff << 1 )) == 19 << 1 )))
insn |= 1 << 20 ;
/* Any other value on mfcr is an error. */
else if (( insn & ( 0x3ff << 1 )) == 19 << 1 )
{
* errmsg = _ ( "ignoring invalid mfcr mask" ) ;
value = 0 ;
}
return insn | (( value & 0xff ) << 12 ) ;
}
static long
extract_fxm ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid )
{
long mask = ( insn >> 12 ) & 0xff ;
/* Is this a Power4 insn? */
if (( insn & ( 1 << 20 )) != 0 )
{
/* Exactly one bit of MASK should be set. */
if ( mask == 0 || ( mask & - mask ) != mask )
* invalid = 1 ;
}
/* Check that non-power4 form of mfcr has a zero MASK. */
else if (( insn & ( 0x3ff << 1 )) == 19 << 1 )
{
if ( mask != 0 )
* invalid = 1 ;
}
return mask ;
1240
1241
1242
1243
1244
1245
1246
1247
}
/* The MB and ME fields in an M form instruction expressed as a single
operand which is itself a bitmask . The extraction function always
marks it as invalid , since we never want to recognize an
instruction which uses a field of this type . */
static unsigned long
1248
1249
1250
1251
insert_mbe ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg )
1252
{
1253
1254
unsigned long uval , mask ;
int mb , me , mx , count , last ;
1255
1256
1257
1258
1259
uval = value ;
if ( uval == 0 )
{
1260
* errmsg = _ ( "illegal bitmask" ) ;
1261
1262
1263
return insn ;
}
1264
1265
1266
1267
1268
1269
1270
mb = 0 ;
me = 32 ;
if (( uval & 1 ) != 0 )
last = 1 ;
else
last = 0 ;
count = 0 ;
1271
1272
1273
1274
/* mb: location of last 0->1 transition */
/* me: location of last 1->0 transition */
/* count: # transitions */
1275
1276
for ( mx = 0 , mask = 1L << 31 ; mx < 32 ; ++ mx , mask >>= 1 )
1277
{
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
if (( uval & mask ) && ! last )
{
++ count ;
mb = mx ;
last = 1 ;
}
else if ( ! ( uval & mask ) && last )
{
++ count ;
me = mx ;
last = 0 ;
}
1290
}
1291
1292
if ( me == 0 )
me = 32 ;
1293
1294
1295
1296
1297
if ( count != 2 && ( count != 0 || ! last ))
* errmsg = _ ( "illegal bitmask" ) ;
return insn | ( mb << 6 ) | (( me - 1 ) << 1 ) ;
1298
1299
1300
}
static long
1301
1302
1303
extract_mbe ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid )
1304
1305
1306
1307
1308
{
long ret ;
int mb , me ;
int i ;
1309
* invalid = 1 ;
1310
1311
1312
mb = ( insn >> 6 ) & 0x1f ;
me = ( insn >> 1 ) & 0x1f ;
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
if ( mb < me + 1 )
{
ret = 0 ;
for ( i = mb ; i <= me ; i ++ )
ret |= 1L << ( 31 - i ) ;
}
else if ( mb == me + 1 )
ret = ~ 0 ;
else /* (mb > me + 1) */
{
ret = ~ 0 ;
for ( i = me + 1 ; i < mb ; i ++ )
ret &= ~ ( 1L << ( 31 - i )) ;
}
1327
1328
1329
1330
1331
1332
1333
return ret ;
}
/* The MB or ME field in an MD or MDS form instruction . The high bit
is wrapped to the low end . */
static unsigned long
1334
1335
1336
1337
insert_mb6 ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
1338
1339
1340
1341
1342
{
return insn | (( value & 0x1f ) << 6 ) | ( value & 0x20 ) ;
}
static long
1343
1344
1345
extract_mb6 ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid ATTRIBUTE_UNUSED )
1346
1347
1348
1349
1350
1351
1352
1353
{
return (( insn >> 6 ) & 0x1f ) | ( insn & 0x20 ) ;
}
/* The NB field in an X form instruction . The value 32 is stored as
0 . */
static long
1354
1355
1356
extract_nb ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid ATTRIBUTE_UNUSED )
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
{
long ret ;
ret = ( insn >> 11 ) & 0x1f ;
if ( ret == 0 )
ret = 32 ;
return ret ;
}
/* The NSI field in a D form instruction . This is the same as the SI
field , only negated . The extraction function always marks it as
invalid , since we never want to recognize an instruction which uses
a field of this type . */
static unsigned long
1372
1373
1374
1375
insert_nsi ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
1376
{
1377
return insn | ( - value & 0xffff ) ;
1378
1379
1380
}
static long
1381
1382
1383
extract_nsi ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid )
1384
{
1385
1386
* invalid = 1 ;
return - ((( insn & 0xffff ) ^ 0x8000 ) - 0x8000 ) ;
1387
1388
1389
1390
1391
1392
1393
}
/* The RA field in a D or X form instruction which is an updating
load , which means that the RA field may not be zero and may not
equal the RT field . */
static unsigned long
1394
1395
1396
1397
insert_ral ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg )
1398
1399
{
if ( value == 0
1400
|| ( unsigned long ) value == (( insn >> 21 ) & 0x1f ))
1401
1402
1403
1404
1405
1406
1407
1408
* errmsg = "invalid register operand when updating" ;
return insn | (( value & 0x1f ) << 16 ) ;
}
/* The RA field in an lmw instruction , which has special value
restrictions . */
static unsigned long
1409
1410
1411
1412
insert_ram ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg )
1413
{
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
if (( unsigned long ) value >= (( insn >> 21 ) & 0x1f ))
* errmsg = _ ( "index register in load range" ) ;
return insn | (( value & 0x1f ) << 16 ) ;
}
/* The RA field in the DQ form lq instruction , which has special
value restrictions . */
static unsigned long
insert_raq ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg )
{
long rtvalue = ( insn & RT_MASK ) >> 21 ;
if ( value == rtvalue )
* errmsg = _ ( "source and target register operands must be different" ) ;
1432
1433
1434
1435
1436
1437
1438
1439
return insn | (( value & 0x1f ) << 16 ) ;
}
/* The RA field in a D or X form instruction which is an updating
store or an updating floating point load , which means that the RA
field may not be zero . */
static unsigned long
1440
1441
1442
1443
insert_ras ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg )
1444
1445
{
if ( value == 0 )
1446
* errmsg = _ ( "invalid register operand when updating" ) ;
1447
1448
1449
1450
1451
1452
1453
1454
1455
return insn | (( value & 0x1f ) << 16 ) ;
}
/* The RB field in an X form instruction when it must be the same as
the RS field in the instruction . This is used for extended
mnemonics like mr . This operand is marked FAKE . The insertion
function just copies the BT field into the BA field , and the
extraction function just checks that the fields are the same . */
ths
authored
18 years ago
1456
static unsigned long
1457
1458
1459
1460
insert_rbs ( unsigned long insn ,
long value ATTRIBUTE_UNUSED ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
1461
1462
1463
1464
1465
{
return insn | ((( insn >> 21 ) & 0x1f ) << 11 ) ;
}
static long
1466
1467
1468
extract_rbs ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid )
1469
{
1470
if ((( insn >> 21 ) & 0x1f ) != (( insn >> 11 ) & 0x1f ))
1471
1472
1473
1474
1475
1476
1477
* invalid = 1 ;
return 0 ;
}
/* The SH field in an MD form instruction. This is split. */
static unsigned long
1478
1479
1480
1481
insert_sh6 ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
1482
1483
1484
1485
1486
{
return insn | (( value & 0x1f ) << 11 ) | (( value & 0x20 ) >> 4 ) ;
}
static long
1487
1488
1489
extract_sh6 ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid ATTRIBUTE_UNUSED )
1490
1491
1492
1493
1494
1495
1496
1497
{
return (( insn >> 11 ) & 0x1f ) | (( insn << 4 ) & 0x20 ) ;
}
/* The SPR field in an XFX form instruction . This is flipped -- the
lower 5 bits are stored in the upper 5 and vice - versa . */
static unsigned long
1498
1499
1500
1501
insert_spr ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
1502
1503
1504
1505
1506
{
return insn | (( value & 0x1f ) << 16 ) | (( value & 0x3e0 ) << 6 ) ;
}
static long
1507
1508
1509
extract_spr ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid ATTRIBUTE_UNUSED )
1510
1511
1512
1513
{
return (( insn >> 16 ) & 0x1f ) | (( insn >> 6 ) & 0x3e0 ) ;
}
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
/* Some dialects have 8 SPRG registers instead of the standard 4. */
static unsigned long
insert_sprg ( unsigned long insn ,
long value ,
int dialect ,
const char ** errmsg )
{
/* This check uses PPC_OPCODE_403 because PPC405 is later defined
as a synonym . If ever a 405 specific dialect is added this
check should use that instead . */
if ( value > 7
|| ( value > 3
&& ( dialect & ( PPC_OPCODE_BOOKE | PPC_OPCODE_403 )) == 0 ))
* errmsg = _ ( "invalid sprg number" ) ;
/* If this is mfsprg4 .. 7 then use spr 260 .. 263 which can be read in
user mode . Anything else must use spr 272 .. 279 . */
if ( value <= 3 || ( insn & 0x100 ) != 0 )
value |= 0x10 ;
return insn | (( value & 0x17 ) << 16 ) ;
}
static long
extract_sprg ( unsigned long insn ,
int dialect ,
int * invalid )
{
unsigned long val = ( insn >> 16 ) & 0x1f ;
/* mfsprg can use 260 .. 263 and 272 .. 279 . mtsprg only uses spr 272 .. 279
If not BOOKE or 405 , then both use only 272 .. 275 . */
if ( val <= 3
|| ( val < 0x10 && ( insn & 0x100 ) != 0 )
|| ( val - 0x10 > 3
&& ( dialect & ( PPC_OPCODE_BOOKE | PPC_OPCODE_403 )) == 0 ))
* invalid = 1 ;
return val & 7 ;
}
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
/* The TBR field in an XFX instruction . This is just like SPR , but it
is optional . When TBR is omitted , it must be inserted as 268 ( the
magic number of the TB register ). These functions treat 0
( indicating an omitted optional operand ) as 268 . This means that
`` mftb 4 , 0 '' is not handled correctly . This does not matter very
much , since the architecture manual does not define mftb as
accepting any values other than 268 or 269 . */
# define TB ( 268 )
static unsigned long
1566
1567
1568
1569
insert_tbr ( unsigned long insn ,
long value ,
int dialect ATTRIBUTE_UNUSED ,
const char ** errmsg ATTRIBUTE_UNUSED )
1570
1571
1572
1573
1574
1575
1576
{
if ( value == 0 )
value = TB ;
return insn | (( value & 0x1f ) << 16 ) | (( value & 0x3e0 ) << 6 ) ;
}
static long
1577
1578
1579
extract_tbr ( unsigned long insn ,
int dialect ATTRIBUTE_UNUSED ,
int * invalid ATTRIBUTE_UNUSED )
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
{
long ret ;
ret = (( insn >> 16 ) & 0x1f ) | (( insn >> 6 ) & 0x3e0 ) ;
if ( ret == TB )
ret = 0 ;
return ret ;
}
/* Macros used to form opcodes. */
/* The main opcode. */
1592
# define OP ( x ) (((( unsigned long )( x )) & 0x3f ) << 26 )
1593
1594
1595
1596
1597
# define OP_MASK OP ( 0x3f )
/* The main opcode combined with a trap code in the TO field of a D
form instruction . Used for extended mnemonics for the trap
instructions . */
1598
# define OPTO ( x , to ) ( OP ( x ) | (((( unsigned long )( to )) & 0x1f ) << 21 ))
1599
1600
1601
1602
1603
# define OPTO_MASK ( OP_MASK | TO_MASK )
/* The main opcode combined with a comparison size bit in the L field
of a D form or X form instruction . Used for extended mnemonics for
the comparison instructions . */
1604
# define OPL ( x , l ) ( OP ( x ) | (((( unsigned long )( l )) & 1 ) << 21 ))
1605
1606
1607
# define OPL_MASK OPL ( 0x3f , 1 )
/* An A form instruction. */
1608
# define A ( op , xop , rc ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x1f ) << 1 ) | ((( unsigned long )( rc )) & 1 ))
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
# define A_MASK A ( 0x3f , 0x1f , 1 )
/* An A_MASK with the FRB field fixed. */
# define AFRB_MASK ( A_MASK | FRB_MASK )
/* An A_MASK with the FRC field fixed. */
# define AFRC_MASK ( A_MASK | FRC_MASK )
/* An A_MASK with the FRA and FRC fields fixed. */
# define AFRAFRC_MASK ( A_MASK | FRA_MASK | FRC_MASK )
1620
1621
1622
/* An AFRAFRC_MASK, but with L bit clear. */
# define AFRALFRC_MASK ( AFRAFRC_MASK & ~ (( unsigned long ) 1 << 16 ))
1623
/* A B form instruction. */
1624
# define B ( op , aa , lk ) ( OP ( op ) | (((( unsigned long )( aa )) & 1 ) << 1 ) | (( lk ) & 1 ))
1625
1626
1627
# define B_MASK B ( 0x3f , 1 , 1 )
/* A B form instruction setting the BO field. */
1628
# define BBO ( op , bo , aa , lk ) ( B (( op ), ( aa ), ( lk )) | (((( unsigned long )( bo )) & 0x1f ) << 21 ))
1629
1630
1631
1632
# define BBO_MASK BBO ( 0x3f , 0x1f , 1 , 1 )
/* A BBO_MASK with the y bit of the BO field removed . This permits
matching a conditional branch regardless of the setting of the y
1633
1634
1635
1636
1637
1638
bit . Similarly for the ' at ' bits used for power4 branch hints . */
# define Y_MASK ((( unsigned long ) 1 ) << 21 )
# define AT1_MASK ((( unsigned long ) 3 ) << 21 )
# define AT2_MASK ((( unsigned long ) 9 ) << 21 )
# define BBOY_MASK ( BBO_MASK &~ Y_MASK )
# define BBOAT_MASK ( BBO_MASK &~ AT1_MASK )
1639
1640
1641
1642
/* A B form instruction setting the BO field and the condition bits of
the BI field . */
# define BBOCB ( op , bo , cb , aa , lk ) \
1643
( BBO (( op ), ( bo ), ( aa ), ( lk )) | (((( unsigned long )( cb )) & 0x3 ) << 16 ))
1644
1645
1646
1647
# define BBOCB_MASK BBOCB ( 0x3f , 0x1f , 0x3 , 1 , 1 )
/* A BBOCB_MASK with the y bit of the BO field removed. */
# define BBOYCB_MASK ( BBOCB_MASK &~ Y_MASK )
1648
1649
# define BBOATCB_MASK ( BBOCB_MASK &~ AT1_MASK )
# define BBOAT2CB_MASK ( BBOCB_MASK &~ AT2_MASK )
1650
1651
1652
/* A BBOYCB_MASK in which the BI field is fixed. */
# define BBOYBI_MASK ( BBOYCB_MASK | BI_MASK )
1653
1654
1655
1656
1657
1658
1659
1660
1661
# define BBOATBI_MASK ( BBOAT2CB_MASK | BI_MASK )
/* An Context form instruction. */
# define CTX ( op , xop ) ( OP ( op ) | ((( unsigned long )( xop )) & 0x7 ))
# define CTX_MASK CTX ( 0x3f , 0x7 )
/* An User Context form instruction. */
# define UCTX ( op , xop ) ( OP ( op ) | ((( unsigned long )( xop )) & 0x1f ))
# define UCTX_MASK UCTX ( 0x3f , 0x1f )
1662
1663
1664
1665
1666
1667
1668
1669
/* The main opcode mask with the RA field clear. */
# define DRA_MASK ( OP_MASK | RA_MASK )
/* A DS form instruction. */
# define DSO ( op , xop ) ( OP ( op ) | (( xop ) & 0x3 ))
# define DS_MASK DSO ( 0x3f , 3 )
1670
1671
1672
1673
1674
1675
1676
1677
/* A DE form instruction. */
# define DEO ( op , xop ) ( OP ( op ) | (( xop ) & 0xf ))
# define DE_MASK DEO ( 0x3e , 0xf )
/* An EVSEL form instruction. */
# define EVSEL ( op , xop ) ( OP ( op ) | ((( unsigned long )( xop )) & 0xff ) << 3 )
# define EVSEL_MASK EVSEL ( 0x3f , 0xff )
1678
1679
1680
1681
1682
/* An M form instruction. */
# define M ( op , rc ) ( OP ( op ) | (( rc ) & 1 ))
# define M_MASK M ( 0x3f , 1 )
/* An M form instruction with the ME field specified. */
1683
# define MME ( op , me , rc ) ( M (( op ), ( rc )) | (((( unsigned long )( me )) & 0x1f ) << 1 ))
1684
1685
1686
1687
1688
1689
1690
1691
/* An M_MASK with the MB and ME fields fixed. */
# define MMBME_MASK ( M_MASK | MB_MASK | ME_MASK )
/* An M_MASK with the SH and ME fields fixed. */
# define MSHME_MASK ( M_MASK | SH_MASK | ME_MASK )
/* An MD form instruction. */
1692
# define MD ( op , xop , rc ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x7 ) << 2 ) | (( rc ) & 1 ))
1693
1694
1695
1696
1697
1698
1699
1700
1701
# define MD_MASK MD ( 0x3f , 0x7 , 1 )
/* An MD_MASK with the MB field fixed. */
# define MDMB_MASK ( MD_MASK | MB6_MASK )
/* An MD_MASK with the SH field fixed. */
# define MDSH_MASK ( MD_MASK | SH6_MASK )
/* An MDS form instruction. */
1702
# define MDS ( op , xop , rc ) ( OP ( op ) | (((( unsigned long )( xop )) & 0xf ) << 1 ) | (( rc ) & 1 ))
1703
1704
1705
1706
1707
1708
# define MDS_MASK MDS ( 0x3f , 0xf , 1 )
/* An MDS_MASK with the MB field fixed. */
# define MDSMB_MASK ( MDS_MASK | MB6_MASK )
/* An SC form instruction. */
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
# define SC ( op , sa , lk ) ( OP ( op ) | (((( unsigned long )( sa )) & 1 ) << 1 ) | (( lk ) & 1 ))
# define SC_MASK ( OP_MASK | ((( unsigned long ) 0x3ff ) << 16 ) | ((( unsigned long ) 1 ) << 1 ) | 1 )
/* An VX form instruction. */
# define VX ( op , xop ) ( OP ( op ) | ((( unsigned long )( xop )) & 0x7ff ))
/* The mask for an VX form instruction. */
# define VX_MASK VX ( 0x3f , 0x7ff )
/* An VA form instruction. */
# define VXA ( op , xop ) ( OP ( op ) | ((( unsigned long )( xop )) & 0x03f ))
/* The mask for an VA form instruction. */
# define VXA_MASK VXA ( 0x3f , 0x3f )
/* An VXR form instruction. */
# define VXR ( op , xop , rc ) ( OP ( op ) | ((( rc ) & 1 ) << 10 ) | ((( unsigned long )( xop )) & 0x3ff ))
/* The mask for a VXR form instruction. */
# define VXR_MASK VXR ( 0x3f , 0x3ff , 1 )
1729
1730
/* An X form instruction. */
1731
# define X ( op , xop ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x3ff ) << 1 ))
1732
1733
1734
1735
/* A Z form instruction. */
# define Z ( op , xop ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x1ff ) << 1 ))
1736
1737
1738
/* An X form instruction with the RC bit specified. */
# define XRC ( op , xop , rc ) ( X (( op ), ( xop )) | (( rc ) & 1 ))
1739
1740
1741
/* A Z form instruction with the RC bit specified. */
# define ZRC ( op , xop , rc ) ( Z (( op ), ( xop )) | (( rc ) & 1 ))
1742
1743
1744
/* The mask for an X form instruction. */
# define X_MASK XRC ( 0x3f , 0x3ff , 1 )
1745
1746
1747
1748
/* The mask for a Z form instruction. */
# define Z_MASK ZRC ( 0x3f , 0x1ff , 1 )
# define Z2_MASK ZRC ( 0x3f , 0xff , 1 )
1749
1750
1751
/* An X_MASK with the RA field fixed. */
# define XRA_MASK ( X_MASK | RA_MASK )
1752
1753
1754
/* An XRA_MASK with the W field clear. */
# define XWRA_MASK ( XRA_MASK & ~ (( unsigned long ) 1 << 16 ))
1755
1756
1757
1758
1759
1760
/* An X_MASK with the RB field fixed. */
# define XRB_MASK ( X_MASK | RB_MASK )
/* An X_MASK with the RT field fixed. */
# define XRT_MASK ( X_MASK | RT_MASK )
1761
1762
1763
/* An XRT_MASK mask with the L bits clear. */
# define XLRT_MASK ( XRT_MASK & ~ (( unsigned long ) 0x3 << 21 ))
1764
1765
1766
/* An X_MASK with the RA and RB fields fixed. */
# define XRARB_MASK ( X_MASK | RA_MASK | RB_MASK )
1767
1768
1769
/* An XRARB_MASK, but with the L bit clear. */
# define XRLARB_MASK ( XRARB_MASK & ~ (( unsigned long ) 1 << 16 ))
1770
1771
1772
/* An X_MASK with the RT and RA fields fixed. */
# define XRTRA_MASK ( X_MASK | RT_MASK | RA_MASK )
1773
1774
1775
1776
1777
/* An XRTRA_MASK, but with L bit clear. */
# define XRTLRA_MASK ( XRTRA_MASK & ~ (( unsigned long ) 1 << 21 ))
/* An X form instruction with the L bit specified. */
# define XOPL ( op , xop , l ) ( X (( op ), ( xop )) | (((( unsigned long )( l )) & 1 ) << 21 ))
1778
1779
/* The mask for an X form comparison instruction. */
1780
# define XCMP_MASK ( X_MASK | ((( unsigned long ) 1 ) << 22 ))
1781
1782
1783
/* The mask for an X form comparison instruction with the L field
fixed . */
1784
# define XCMPL_MASK ( XCMP_MASK | ((( unsigned long ) 1 ) << 21 ))
1785
1786
/* An X form trap instruction with the TO field specified. */
1787
# define XTO ( op , xop , to ) ( X (( op ), ( xop )) | (((( unsigned long )( to )) & 0x1f ) << 21 ))
1788
1789
# define XTO_MASK ( X_MASK | TO_MASK )
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
/* An X form tlb instruction with the SH field specified. */
# define XTLB ( op , xop , sh ) ( X (( op ), ( xop )) | (((( unsigned long )( sh )) & 0x1f ) << 11 ))
# define XTLB_MASK ( X_MASK | SH_MASK )
/* An X form sync instruction. */
# define XSYNC ( op , xop , l ) ( X (( op ), ( xop )) | (((( unsigned long )( l )) & 3 ) << 21 ))
/* An X form sync instruction with everything filled in except the LS field. */
# define XSYNC_MASK ( 0xff9fffff )
1800
1801
1802
/* An X_MASK, but with the EH bit clear. */
# define XEH_MASK ( X_MASK & ~ (( unsigned long ) 1 ))
1803
1804
1805
1806
/* An X form AltiVec dss instruction. */
# define XDSS ( op , xop , a ) ( X (( op ), ( xop )) | (((( unsigned long )( a )) & 1 ) << 25 ))
# define XDSS_MASK XDSS ( 0x3f , 0x3ff , 1 )
1807
/* An XFL form instruction. */
1808
# define XFL ( op , xop , rc ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x3ff ) << 1 ) | ((( unsigned long )( rc )) & 1 ))
1809
# define XFL_MASK XFL ( 0x3f , 0x3ff , 1 )
1810
1811
1812
1813
/* An X form isel instruction. */
# define XISEL ( op , xop ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x1f ) << 1 ))
# define XISEL_MASK XISEL ( 0x3f , 0x1f )
1814
1815
/* An XL form instruction with the LK field set to 0. */
1816
# define XL ( op , xop ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x3ff ) << 1 ))
1817
1818
1819
1820
1821
1822
1823
1824
1825
/* An XL form instruction which uses the LK field. */
# define XLLK ( op , xop , lk ) ( XL (( op ), ( xop )) | (( lk ) & 1 ))
/* The mask for an XL form instruction. */
# define XL_MASK XLLK ( 0x3f , 0x3ff , 1 )
/* An XL form instruction which explicitly sets the BO field. */
# define XLO ( op , bo , xop , lk ) \
1826
( XLLK (( op ), ( xop ), ( lk )) | (((( unsigned long )( bo )) & 0x1f ) << 21 ))
1827
1828
1829
1830
# define XLO_MASK ( XL_MASK | BO_MASK )
/* An XL form instruction which explicitly sets the y bit of the BO
field . */
1831
# define XLYLK ( op , xop , y , lk ) ( XLLK (( op ), ( xop ), ( lk )) | (((( unsigned long )( y )) & 1 ) << 21 ))
1832
1833
1834
1835
1836
# define XLYLK_MASK ( XL_MASK | Y_MASK )
/* An XL form instruction which sets the BO field and the condition
bits of the BI field . */
# define XLOCB ( op , bo , cb , xop , lk ) \
1837
( XLO (( op ), ( bo ), ( xop ), ( lk )) | (((( unsigned long )( cb )) & 3 ) << 16 ))
1838
1839
1840
1841
1842
1843
1844
# define XLOCB_MASK XLOCB ( 0x3f , 0x1f , 0x3 , 0x3ff , 1 )
/* An XL_MASK or XLYLK_MASK or XLOCB_MASK with the BB field fixed. */
# define XLBB_MASK ( XL_MASK | BB_MASK )
# define XLYBB_MASK ( XLYLK_MASK | BB_MASK )
# define XLBOCBBB_MASK ( XLOCB_MASK | BB_MASK )
1845
1846
1847
/* A mask for branch instructions using the BH field. */
# define XLBH_MASK ( XL_MASK | ( 0x1c << 11 ))
1848
1849
1850
1851
1852
1853
1854
1855
/* An XL_MASK with the BO and BB fields fixed. */
# define XLBOBB_MASK ( XL_MASK | BO_MASK | BB_MASK )
/* An XL_MASK with the BO, BI and BB fields fixed. */
# define XLBOBIBB_MASK ( XL_MASK | BO_MASK | BI_MASK | BB_MASK )
/* An XO form instruction. */
# define XO ( op , xop , oe , rc ) \
1856
( OP ( op ) | (((( unsigned long )( xop )) & 0x1ff ) << 1 ) | (((( unsigned long )( oe )) & 1 ) << 10 ) | ((( unsigned long )( rc )) & 1 ))
1857
1858
1859
1860
1861
1862
# define XO_MASK XO ( 0x3f , 0x1ff , 1 , 1 )
/* An XO_MASK with the RB field fixed. */
# define XORB_MASK ( XO_MASK | RB_MASK )
/* An XS form instruction. */
1863
# define XS ( op , xop , rc ) ( OP ( op ) | (((( unsigned long )( xop )) & 0x1ff ) << 2 ) | ((( unsigned long )( rc )) & 1 ))
1864
1865
1866
# define XS_MASK XS ( 0x3f , 0x1ff , 1 )
/* A mask for the FXM version of an XFX form instruction. */
1867
# define XFXFXM_MASK ( X_MASK | ( 1 << 11 ) | ( 1 << 20 ))
1868
1869
/* An XFX form instruction with the FXM field filled in. */
1870
1871
1872
# define XFXM ( op , xop , fxm , p4 ) \
( X (( op ), ( xop )) | (((( unsigned long )( fxm )) & 0xff ) << 12 ) \
| (( unsigned long )( p4 ) << 20 ))
1873
1874
1875
/* An XFX form instruction with the SPR field filled in. */
# define XSPR ( op , xop , spr ) \
1876
( X (( op ), ( xop )) | (((( unsigned long )( spr )) & 0x1f ) << 16 ) | (((( unsigned long )( spr )) & 0x3e0 ) << 6 ))
1877
1878
1879
1880
1881
1882
1883
1884
# define XSPR_MASK ( X_MASK | SPR_MASK )
/* An XFX form instruction with the SPR field filled in except for the
SPRBAT field . */
# define XSPRBAT_MASK ( XSPR_MASK &~ SPRBAT_MASK )
/* An XFX form instruction with the SPR field filled in except for the
SPRG field . */
1885
# define XSPRG_MASK ( XSPR_MASK & ~ ( 0x1f << 16 ))
1886
1887
1888
1889
1890
1891
1892
/* An X form instruction with everything filled in except the E field. */
# define XE_MASK ( 0xffff7fff )
/* An X form user context instruction. */
# define XUC ( op , xop ) ( OP ( op ) | ((( unsigned long )( xop )) & 0x1f ))
# define XUC_MASK XUC ( 0x3f , 0x1f )
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
/* The BO encodings used in extended conditional branch mnemonics. */
# define BODNZF ( 0x0 )
# define BODNZFP ( 0x1 )
# define BODZF ( 0x2 )
# define BODZFP ( 0x3 )
# define BODNZT ( 0x8 )
# define BODNZTP ( 0x9 )
# define BODZT ( 0xa )
# define BODZTP ( 0xb )
1903
1904
1905
1906
1907
# define BOF ( 0x4 )
# define BOFP ( 0x5 )
# define BOFM4 ( 0x6 )
# define BOFP4 ( 0x7 )
1908
1909
# define BOT ( 0xc )
# define BOTP ( 0xd )
1910
1911
1912
# define BOTM4 ( 0xe )
# define BOTP4 ( 0xf )
1913
1914
1915
1916
# define BODNZ ( 0x10 )
# define BODNZP ( 0x11 )
# define BODZ ( 0x12 )
# define BODZP ( 0x13 )
1917
1918
1919
1920
1921
# define BODNZM4 ( 0x18 )
# define BODNZP4 ( 0x19 )
# define BODZM4 ( 0x1a )
# define BODZP4 ( 0x1b )
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
# define BOU ( 0x14 )
/* The BI condition bit encodings used in extended conditional branch
mnemonics . */
# define CBLT ( 0 )
# define CBGT ( 1 )
# define CBEQ ( 2 )
# define CBSO ( 3 )
/* The TO encodings used in extended trap mnemonics. */
# define TOLGT ( 0x1 )
# define TOLLT ( 0x2 )
# define TOEQ ( 0x4 )
# define TOLGE ( 0x5 )
# define TOLNL ( 0x5 )
# define TOLLE ( 0x6 )
# define TOLNG ( 0x6 )
# define TOGT ( 0x8 )
# define TOGE ( 0xc )
# define TONL ( 0xc )
# define TOLT ( 0x10 )
# define TOLE ( 0x14 )
# define TONG ( 0x14 )
# define TONE ( 0x18 )
# define TOU ( 0x1f )
/* Smaller names for the flags so each entry in the opcodes table will
fit on a single line . */
1950
1951
1952
1953
1954
1955
# undef PPC
# define PPC PPC_OPCODE_PPC
# define PPCCOM PPC_OPCODE_PPC | PPC_OPCODE_COMMON
# define NOPOWER4 PPC_OPCODE_NOPOWER4 | PPCCOM
# define POWER4 PPC_OPCODE_POWER4
# define POWER5 PPC_OPCODE_POWER5
1956
1957
# define POWER6 PPC_OPCODE_POWER6
# define CELL PPC_OPCODE_CELL
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
# define PPC32 PPC_OPCODE_32 | PPC_OPCODE_PPC
# define PPC64 PPC_OPCODE_64 | PPC_OPCODE_PPC
# define PPC403 PPC_OPCODE_403
# define PPC405 PPC403
# define PPC440 PPC_OPCODE_440
# define PPC750 PPC
# define PPC860 PPC
# define PPCVEC PPC_OPCODE_ALTIVEC
# define POWER PPC_OPCODE_POWER
# define POWER2 PPC_OPCODE_POWER | PPC_OPCODE_POWER2
# define PPCPWR2 PPC_OPCODE_PPC | PPC_OPCODE_POWER | PPC_OPCODE_POWER2
# define POWER32 PPC_OPCODE_POWER | PPC_OPCODE_32
# define COM PPC_OPCODE_POWER | PPC_OPCODE_PPC | PPC_OPCODE_COMMON
# define COM32 PPC_OPCODE_POWER | PPC_OPCODE_PPC | PPC_OPCODE_COMMON | PPC_OPCODE_32
# define M601 PPC_OPCODE_POWER | PPC_OPCODE_601
# define PWRCOM PPC_OPCODE_POWER | PPC_OPCODE_601 | PPC_OPCODE_COMMON
# define MFDEC1 PPC_OPCODE_POWER
# define MFDEC2 PPC_OPCODE_PPC | PPC_OPCODE_601 | PPC_OPCODE_BOOKE
# define BOOKE PPC_OPCODE_BOOKE
# define BOOKE64 PPC_OPCODE_BOOKE64
# define CLASSIC PPC_OPCODE_CLASSIC
# define PPCE300 PPC_OPCODE_E300
# define PPCSPE PPC_OPCODE_SPE
# define PPCISEL PPC_OPCODE_ISEL
# define PPCEFS PPC_OPCODE_EFS
# define PPCBRLK PPC_OPCODE_BRLOCK
# define PPCPMR PPC_OPCODE_PMR
# define PPCCHLK PPC_OPCODE_CACHELCK
# define PPCCHLK64 PPC_OPCODE_CACHELCK | PPC_OPCODE_BOOKE64
# define PPCRFMCI PPC_OPCODE_RFMCI
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
/* The opcode table .
The format of the opcode table is :
NAME OPCODE MASK FLAGS { OPERANDS }
NAME is the name of the instruction .
OPCODE is the instruction opcode .
MASK is the opcode mask ; this is used to tell the disassembler
which bits in the actual opcode must match OPCODE .
FLAGS are flags indicated what processors support the instruction .
OPERANDS is the list of operands .
The disassembler reads the table in order and prints the first
instruction which matches , so this table is sorted to put more
specific instructions before more general instructions . It is also
sorted by major opcode . */
const struct powerpc_opcode powerpc_opcodes [] = {
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
{ "attn" , X ( 0 , 256 ), X_MASK , POWER4 , { 0 } } ,
{ "tdlgti" , OPTO ( 2 , TOLGT ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdllti" , OPTO ( 2 , TOLLT ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdeqi" , OPTO ( 2 , TOEQ ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdlgei" , OPTO ( 2 , TOLGE ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdlnli" , OPTO ( 2 , TOLNL ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdllei" , OPTO ( 2 , TOLLE ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdlngi" , OPTO ( 2 , TOLNG ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdgti" , OPTO ( 2 , TOGT ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdgei" , OPTO ( 2 , TOGE ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdnli" , OPTO ( 2 , TONL ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdlti" , OPTO ( 2 , TOLT ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdlei" , OPTO ( 2 , TOLE ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdngi" , OPTO ( 2 , TONG ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdnei" , OPTO ( 2 , TONE ), OPTO_MASK , PPC64 , { RA , SI } } ,
{ "tdi" , OP ( 2 ), OP_MASK , PPC64 , { TO , RA , SI } } ,
{ "twlgti" , OPTO ( 3 , TOLGT ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tlgti" , OPTO ( 3 , TOLGT ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twllti" , OPTO ( 3 , TOLLT ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tllti" , OPTO ( 3 , TOLLT ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "tweqi" , OPTO ( 3 , TOEQ ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "teqi" , OPTO ( 3 , TOEQ ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twlgei" , OPTO ( 3 , TOLGE ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tlgei" , OPTO ( 3 , TOLGE ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twlnli" , OPTO ( 3 , TOLNL ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tlnli" , OPTO ( 3 , TOLNL ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twllei" , OPTO ( 3 , TOLLE ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tllei" , OPTO ( 3 , TOLLE ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twlngi" , OPTO ( 3 , TOLNG ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tlngi" , OPTO ( 3 , TOLNG ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twgti" , OPTO ( 3 , TOGT ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tgti" , OPTO ( 3 , TOGT ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twgei" , OPTO ( 3 , TOGE ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tgei" , OPTO ( 3 , TOGE ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twnli" , OPTO ( 3 , TONL ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tnli" , OPTO ( 3 , TONL ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twlti" , OPTO ( 3 , TOLT ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tlti" , OPTO ( 3 , TOLT ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twlei" , OPTO ( 3 , TOLE ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tlei" , OPTO ( 3 , TOLE ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twngi" , OPTO ( 3 , TONG ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tngi" , OPTO ( 3 , TONG ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twnei" , OPTO ( 3 , TONE ), OPTO_MASK , PPCCOM , { RA , SI } } ,
{ "tnei" , OPTO ( 3 , TONE ), OPTO_MASK , PWRCOM , { RA , SI } } ,
{ "twi" , OP ( 3 ), OP_MASK , PPCCOM , { TO , RA , SI } } ,
{ "ti" , OP ( 3 ), OP_MASK , PWRCOM , { TO , RA , SI } } ,
{ "macchw" , XO ( 4 , 172 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchw." , XO ( 4 , 172 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwo" , XO ( 4 , 172 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwo." , XO ( 4 , 172 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchws" , XO ( 4 , 236 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchws." , XO ( 4 , 236 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwso" , XO ( 4 , 236 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwso." , XO ( 4 , 236 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwsu" , XO ( 4 , 204 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwsu." , XO ( 4 , 204 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwsuo" , XO ( 4 , 204 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwsuo." , XO ( 4 , 204 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwu" , XO ( 4 , 140 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwu." , XO ( 4 , 140 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwuo" , XO ( 4 , 140 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "macchwuo." , XO ( 4 , 140 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhw" , XO ( 4 , 44 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhw." , XO ( 4 , 44 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwo" , XO ( 4 , 44 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwo." , XO ( 4 , 44 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhws" , XO ( 4 , 108 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhws." , XO ( 4 , 108 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwso" , XO ( 4 , 108 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwso." , XO ( 4 , 108 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwsu" , XO ( 4 , 76 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwsu." , XO ( 4 , 76 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwsuo" , XO ( 4 , 76 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwsuo." , XO ( 4 , 76 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwu" , XO ( 4 , 12 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwu." , XO ( 4 , 12 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwuo" , XO ( 4 , 12 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "machhwuo." , XO ( 4 , 12 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhw" , XO ( 4 , 428 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhw." , XO ( 4 , 428 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwo" , XO ( 4 , 428 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwo." , XO ( 4 , 428 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhws" , XO ( 4 , 492 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhws." , XO ( 4 , 492 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwso" , XO ( 4 , 492 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwso." , XO ( 4 , 492 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwsu" , XO ( 4 , 460 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwsu." , XO ( 4 , 460 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwsuo" , XO ( 4 , 460 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwsuo." , XO ( 4 , 460 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwu" , XO ( 4 , 396 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwu." , XO ( 4 , 396 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwuo" , XO ( 4 , 396 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "maclhwuo." , XO ( 4 , 396 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulchw" , XRC ( 4 , 168 , 0 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulchw." , XRC ( 4 , 168 , 1 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulchwu" , XRC ( 4 , 136 , 0 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulchwu." , XRC ( 4 , 136 , 1 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulhhw" , XRC ( 4 , 40 , 0 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulhhw." , XRC ( 4 , 40 , 1 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulhhwu" , XRC ( 4 , 8 , 0 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mulhhwu." , XRC ( 4 , 8 , 1 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mullhw" , XRC ( 4 , 424 , 0 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mullhw." , XRC ( 4 , 424 , 1 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mullhwu" , XRC ( 4 , 392 , 0 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mullhwu." , XRC ( 4 , 392 , 1 ), X_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchw" , XO ( 4 , 174 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchw." , XO ( 4 , 174 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchwo" , XO ( 4 , 174 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchwo." , XO ( 4 , 174 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchws" , XO ( 4 , 238 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchws." , XO ( 4 , 238 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchwso" , XO ( 4 , 238 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmacchwso." , XO ( 4 , 238 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhw" , XO ( 4 , 46 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhw." , XO ( 4 , 46 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhwo" , XO ( 4 , 46 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhwo." , XO ( 4 , 46 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhws" , XO ( 4 , 110 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhws." , XO ( 4 , 110 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhwso" , XO ( 4 , 110 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmachhwso." , XO ( 4 , 110 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhw" , XO ( 4 , 430 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhw." , XO ( 4 , 430 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhwo" , XO ( 4 , 430 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhwo." , XO ( 4 , 430 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhws" , XO ( 4 , 494 , 0 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhws." , XO ( 4 , 494 , 0 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhwso" , XO ( 4 , 494 , 1 , 0 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "nmaclhwso." , XO ( 4 , 494 , 1 , 1 ), XO_MASK , PPC405 | PPC440 , { RT , RA , RB } } ,
{ "mfvscr" , VX ( 4 , 1540 ), VX_MASK , PPCVEC , { VD } } ,
{ "mtvscr" , VX ( 4 , 1604 ), VX_MASK , PPCVEC , { VB } } ,
/* Double-precision opcodes. */
/* Some of these conflict with AltiVec , so move them before , since
PPCVEC includes the PPC_OPCODE_PPC set . */
{ "efscfd" , VX ( 4 , 719 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdabs" , VX ( 4 , 740 ), VX_MASK , PPCEFS , { RS , RA } } ,
{ "efdnabs" , VX ( 4 , 741 ), VX_MASK , PPCEFS , { RS , RA } } ,
{ "efdneg" , VX ( 4 , 742 ), VX_MASK , PPCEFS , { RS , RA } } ,
{ "efdadd" , VX ( 4 , 736 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efdsub" , VX ( 4 , 737 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efdmul" , VX ( 4 , 744 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efddiv" , VX ( 4 , 745 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efdcmpgt" , VX ( 4 , 748 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efdcmplt" , VX ( 4 , 749 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efdcmpeq" , VX ( 4 , 750 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efdtstgt" , VX ( 4 , 764 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efdtstlt" , VX ( 4 , 765 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efdtsteq" , VX ( 4 , 766 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efdcfsi" , VX ( 4 , 753 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdcfsid" , VX ( 4 , 739 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdcfui" , VX ( 4 , 752 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdcfuid" , VX ( 4 , 738 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdcfsf" , VX ( 4 , 755 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdcfuf" , VX ( 4 , 754 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctsi" , VX ( 4 , 757 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctsidz" , VX ( 4 , 747 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctsiz" , VX ( 4 , 762 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctui" , VX ( 4 , 756 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctuidz" , VX ( 4 , 746 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctuiz" , VX ( 4 , 760 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctsf" , VX ( 4 , 759 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdctuf" , VX ( 4 , 758 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efdcfs" , VX ( 4 , 751 ), VX_MASK , PPCEFS , { RS , RB } } ,
/* End of double-precision opcodes. */
{ "vaddcuw" , VX ( 4 , 384 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vaddfp" , VX ( 4 , 10 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vaddsbs" , VX ( 4 , 768 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vaddshs" , VX ( 4 , 832 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vaddsws" , VX ( 4 , 896 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vaddubm" , VX ( 4 , 0 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vaddubs" , VX ( 4 , 512 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vadduhm" , VX ( 4 , 64 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vadduhs" , VX ( 4 , 576 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vadduwm" , VX ( 4 , 128 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vadduws" , VX ( 4 , 640 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vand" , VX ( 4 , 1028 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vandc" , VX ( 4 , 1092 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vavgsb" , VX ( 4 , 1282 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vavgsh" , VX ( 4 , 1346 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vavgsw" , VX ( 4 , 1410 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vavgub" , VX ( 4 , 1026 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vavguh" , VX ( 4 , 1090 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vavguw" , VX ( 4 , 1154 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcfsx" , VX ( 4 , 842 ), VX_MASK , PPCVEC , { VD , VB , UIMM } } ,
{ "vcfux" , VX ( 4 , 778 ), VX_MASK , PPCVEC , { VD , VB , UIMM } } ,
{ "vcmpbfp" , VXR ( 4 , 966 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpbfp." , VXR ( 4 , 966 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpeqfp" , VXR ( 4 , 198 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpeqfp." , VXR ( 4 , 198 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpequb" , VXR ( 4 , 6 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpequb." , VXR ( 4 , 6 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpequh" , VXR ( 4 , 70 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpequh." , VXR ( 4 , 70 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpequw" , VXR ( 4 , 134 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpequw." , VXR ( 4 , 134 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgefp" , VXR ( 4 , 454 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgefp." , VXR ( 4 , 454 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtfp" , VXR ( 4 , 710 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtfp." , VXR ( 4 , 710 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtsb" , VXR ( 4 , 774 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtsb." , VXR ( 4 , 774 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtsh" , VXR ( 4 , 838 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtsh." , VXR ( 4 , 838 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtsw" , VXR ( 4 , 902 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtsw." , VXR ( 4 , 902 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtub" , VXR ( 4 , 518 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtub." , VXR ( 4 , 518 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtuh" , VXR ( 4 , 582 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtuh." , VXR ( 4 , 582 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtuw" , VXR ( 4 , 646 , 0 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vcmpgtuw." , VXR ( 4 , 646 , 1 ), VXR_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vctsxs" , VX ( 4 , 970 ), VX_MASK , PPCVEC , { VD , VB , UIMM } } ,
{ "vctuxs" , VX ( 4 , 906 ), VX_MASK , PPCVEC , { VD , VB , UIMM } } ,
{ "vexptefp" , VX ( 4 , 394 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vlogefp" , VX ( 4 , 458 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vmaddfp" , VXA ( 4 , 46 ), VXA_MASK , PPCVEC , { VD , VA , VC , VB } } ,
{ "vmaxfp" , VX ( 4 , 1034 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmaxsb" , VX ( 4 , 258 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmaxsh" , VX ( 4 , 322 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmaxsw" , VX ( 4 , 386 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmaxub" , VX ( 4 , 2 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmaxuh" , VX ( 4 , 66 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmaxuw" , VX ( 4 , 130 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmhaddshs" , VXA ( 4 , 32 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmhraddshs" , VXA ( 4 , 33 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vminfp" , VX ( 4 , 1098 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vminsb" , VX ( 4 , 770 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vminsh" , VX ( 4 , 834 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vminsw" , VX ( 4 , 898 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vminub" , VX ( 4 , 514 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vminuh" , VX ( 4 , 578 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vminuw" , VX ( 4 , 642 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmladduhm" , VXA ( 4 , 34 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmrghb" , VX ( 4 , 12 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmrghh" , VX ( 4 , 76 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmrghw" , VX ( 4 , 140 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmrglb" , VX ( 4 , 268 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmrglh" , VX ( 4 , 332 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmrglw" , VX ( 4 , 396 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmsummbm" , VXA ( 4 , 37 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmsumshm" , VXA ( 4 , 40 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmsumshs" , VXA ( 4 , 41 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmsumubm" , VXA ( 4 , 36 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmsumuhm" , VXA ( 4 , 38 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmsumuhs" , VXA ( 4 , 39 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vmulesb" , VX ( 4 , 776 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmulesh" , VX ( 4 , 840 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmuleub" , VX ( 4 , 520 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmuleuh" , VX ( 4 , 584 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmulosb" , VX ( 4 , 264 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmulosh" , VX ( 4 , 328 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmuloub" , VX ( 4 , 8 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vmulouh" , VX ( 4 , 72 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vnmsubfp" , VXA ( 4 , 47 ), VXA_MASK , PPCVEC , { VD , VA , VC , VB } } ,
{ "vnor" , VX ( 4 , 1284 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vor" , VX ( 4 , 1156 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vperm" , VXA ( 4 , 43 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vpkpx" , VX ( 4 , 782 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkshss" , VX ( 4 , 398 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkshus" , VX ( 4 , 270 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkswss" , VX ( 4 , 462 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkswus" , VX ( 4 , 334 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkuhum" , VX ( 4 , 14 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkuhus" , VX ( 4 , 142 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkuwum" , VX ( 4 , 78 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vpkuwus" , VX ( 4 , 206 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vrefp" , VX ( 4 , 266 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vrfim" , VX ( 4 , 714 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vrfin" , VX ( 4 , 522 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vrfip" , VX ( 4 , 650 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vrfiz" , VX ( 4 , 586 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vrlb" , VX ( 4 , 4 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vrlh" , VX ( 4 , 68 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vrlw" , VX ( 4 , 132 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vrsqrtefp" , VX ( 4 , 330 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vsel" , VXA ( 4 , 42 ), VXA_MASK , PPCVEC , { VD , VA , VB , VC } } ,
{ "vsl" , VX ( 4 , 452 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vslb" , VX ( 4 , 260 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsldoi" , VXA ( 4 , 44 ), VXA_MASK , PPCVEC , { VD , VA , VB , SHB } } ,
{ "vslh" , VX ( 4 , 324 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vslo" , VX ( 4 , 1036 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vslw" , VX ( 4 , 388 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vspltb" , VX ( 4 , 524 ), VX_MASK , PPCVEC , { VD , VB , UIMM } } ,
{ "vsplth" , VX ( 4 , 588 ), VX_MASK , PPCVEC , { VD , VB , UIMM } } ,
{ "vspltisb" , VX ( 4 , 780 ), VX_MASK , PPCVEC , { VD , SIMM } } ,
{ "vspltish" , VX ( 4 , 844 ), VX_MASK , PPCVEC , { VD , SIMM } } ,
{ "vspltisw" , VX ( 4 , 908 ), VX_MASK , PPCVEC , { VD , SIMM } } ,
{ "vspltw" , VX ( 4 , 652 ), VX_MASK , PPCVEC , { VD , VB , UIMM } } ,
{ "vsr" , VX ( 4 , 708 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsrab" , VX ( 4 , 772 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsrah" , VX ( 4 , 836 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsraw" , VX ( 4 , 900 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsrb" , VX ( 4 , 516 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsrh" , VX ( 4 , 580 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsro" , VX ( 4 , 1100 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsrw" , VX ( 4 , 644 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubcuw" , VX ( 4 , 1408 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubfp" , VX ( 4 , 74 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubsbs" , VX ( 4 , 1792 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubshs" , VX ( 4 , 1856 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubsws" , VX ( 4 , 1920 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsububm" , VX ( 4 , 1024 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsububs" , VX ( 4 , 1536 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubuhm" , VX ( 4 , 1088 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubuhs" , VX ( 4 , 1600 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubuwm" , VX ( 4 , 1152 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsubuws" , VX ( 4 , 1664 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsumsws" , VX ( 4 , 1928 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsum2sws" , VX ( 4 , 1672 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsum4sbs" , VX ( 4 , 1800 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsum4shs" , VX ( 4 , 1608 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vsum4ubs" , VX ( 4 , 1544 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "vupkhpx" , VX ( 4 , 846 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vupkhsb" , VX ( 4 , 526 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vupkhsh" , VX ( 4 , 590 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vupklpx" , VX ( 4 , 974 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vupklsb" , VX ( 4 , 654 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vupklsh" , VX ( 4 , 718 ), VX_MASK , PPCVEC , { VD , VB } } ,
{ "vxor" , VX ( 4 , 1220 ), VX_MASK , PPCVEC , { VD , VA , VB } } ,
{ "evaddw" , VX ( 4 , 512 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evaddiw" , VX ( 4 , 514 ), VX_MASK , PPCSPE , { RS , RB , UIMM } } ,
{ "evsubfw" , VX ( 4 , 516 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evsubw" , VX ( 4 , 516 ), VX_MASK , PPCSPE , { RS , RB , RA } } ,
{ "evsubifw" , VX ( 4 , 518 ), VX_MASK , PPCSPE , { RS , UIMM , RB } } ,
{ "evsubiw" , VX ( 4 , 518 ), VX_MASK , PPCSPE , { RS , RB , UIMM } } ,
{ "evabs" , VX ( 4 , 520 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evneg" , VX ( 4 , 521 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evextsb" , VX ( 4 , 522 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evextsh" , VX ( 4 , 523 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evrndw" , VX ( 4 , 524 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evcntlzw" , VX ( 4 , 525 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evcntlsw" , VX ( 4 , 526 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "brinc" , VX ( 4 , 527 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evand" , VX ( 4 , 529 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evandc" , VX ( 4 , 530 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmr" , VX ( 4 , 535 ), VX_MASK , PPCSPE , { RS , RA , BBA } } ,
{ "evor" , VX ( 4 , 535 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evorc" , VX ( 4 , 539 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evxor" , VX ( 4 , 534 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "eveqv" , VX ( 4 , 537 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evnand" , VX ( 4 , 542 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evnot" , VX ( 4 , 536 ), VX_MASK , PPCSPE , { RS , RA , BBA } } ,
{ "evnor" , VX ( 4 , 536 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evrlw" , VX ( 4 , 552 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evrlwi" , VX ( 4 , 554 ), VX_MASK , PPCSPE , { RS , RA , EVUIMM } } ,
{ "evslw" , VX ( 4 , 548 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evslwi" , VX ( 4 , 550 ), VX_MASK , PPCSPE , { RS , RA , EVUIMM } } ,
{ "evsrws" , VX ( 4 , 545 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evsrwu" , VX ( 4 , 544 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evsrwis" , VX ( 4 , 547 ), VX_MASK , PPCSPE , { RS , RA , EVUIMM } } ,
{ "evsrwiu" , VX ( 4 , 546 ), VX_MASK , PPCSPE , { RS , RA , EVUIMM } } ,
{ "evsplati" , VX ( 4 , 553 ), VX_MASK , PPCSPE , { RS , SIMM } } ,
{ "evsplatfi" , VX ( 4 , 555 ), VX_MASK , PPCSPE , { RS , SIMM } } ,
{ "evmergehi" , VX ( 4 , 556 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmergelo" , VX ( 4 , 557 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmergehilo" , VX ( 4 , 558 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmergelohi" , VX ( 4 , 559 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evcmpgts" , VX ( 4 , 561 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evcmpgtu" , VX ( 4 , 560 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evcmplts" , VX ( 4 , 563 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evcmpltu" , VX ( 4 , 562 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evcmpeq" , VX ( 4 , 564 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evsel" , EVSEL ( 4 , 79 ), EVSEL_MASK , PPCSPE , { RS , RA , RB , CRFS } } ,
{ "evldd" , VX ( 4 , 769 ), VX_MASK , PPCSPE , { RS , EVUIMM_8 , RA } } ,
{ "evlddx" , VX ( 4 , 768 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evldw" , VX ( 4 , 771 ), VX_MASK , PPCSPE , { RS , EVUIMM_8 , RA } } ,
{ "evldwx" , VX ( 4 , 770 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evldh" , VX ( 4 , 773 ), VX_MASK , PPCSPE , { RS , EVUIMM_8 , RA } } ,
{ "evldhx" , VX ( 4 , 772 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlwhe" , VX ( 4 , 785 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evlwhex" , VX ( 4 , 784 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlwhou" , VX ( 4 , 789 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evlwhoux" , VX ( 4 , 788 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlwhos" , VX ( 4 , 791 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evlwhosx" , VX ( 4 , 790 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlwwsplat" , VX ( 4 , 793 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evlwwsplatx" , VX ( 4 , 792 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlwhsplat" , VX ( 4 , 797 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evlwhsplatx" , VX ( 4 , 796 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlhhesplat" , VX ( 4 , 777 ), VX_MASK , PPCSPE , { RS , EVUIMM_2 , RA } } ,
{ "evlhhesplatx" , VX ( 4 , 776 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlhhousplat" , VX ( 4 , 781 ), VX_MASK , PPCSPE , { RS , EVUIMM_2 , RA } } ,
{ "evlhhousplatx" , VX ( 4 , 780 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evlhhossplat" , VX ( 4 , 783 ), VX_MASK , PPCSPE , { RS , EVUIMM_2 , RA } } ,
{ "evlhhossplatx" , VX ( 4 , 782 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evstdd" , VX ( 4 , 801 ), VX_MASK , PPCSPE , { RS , EVUIMM_8 , RA } } ,
{ "evstddx" , VX ( 4 , 800 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evstdw" , VX ( 4 , 803 ), VX_MASK , PPCSPE , { RS , EVUIMM_8 , RA } } ,
{ "evstdwx" , VX ( 4 , 802 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evstdh" , VX ( 4 , 805 ), VX_MASK , PPCSPE , { RS , EVUIMM_8 , RA } } ,
{ "evstdhx" , VX ( 4 , 804 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evstwwe" , VX ( 4 , 825 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evstwwex" , VX ( 4 , 824 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evstwwo" , VX ( 4 , 829 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evstwwox" , VX ( 4 , 828 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evstwhe" , VX ( 4 , 817 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evstwhex" , VX ( 4 , 816 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evstwho" , VX ( 4 , 821 ), VX_MASK , PPCSPE , { RS , EVUIMM_4 , RA } } ,
{ "evstwhox" , VX ( 4 , 820 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evfsabs" , VX ( 4 , 644 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evfsnabs" , VX ( 4 , 645 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evfsneg" , VX ( 4 , 646 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evfsadd" , VX ( 4 , 640 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evfssub" , VX ( 4 , 641 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evfsmul" , VX ( 4 , 648 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evfsdiv" , VX ( 4 , 649 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evfscmpgt" , VX ( 4 , 652 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evfscmplt" , VX ( 4 , 653 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evfscmpeq" , VX ( 4 , 654 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evfststgt" , VX ( 4 , 668 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evfststlt" , VX ( 4 , 669 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evfststeq" , VX ( 4 , 670 ), VX_MASK , PPCSPE , { CRFD , RA , RB } } ,
{ "evfscfui" , VX ( 4 , 656 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfsctuiz" , VX ( 4 , 664 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfscfsi" , VX ( 4 , 657 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfscfuf" , VX ( 4 , 658 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfscfsf" , VX ( 4 , 659 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfsctui" , VX ( 4 , 660 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfsctsi" , VX ( 4 , 661 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfsctsiz" , VX ( 4 , 666 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfsctuf" , VX ( 4 , 662 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "evfsctsf" , VX ( 4 , 663 ), VX_MASK , PPCSPE , { RS , RB } } ,
{ "efsabs" , VX ( 4 , 708 ), VX_MASK , PPCEFS , { RS , RA } } ,
{ "efsnabs" , VX ( 4 , 709 ), VX_MASK , PPCEFS , { RS , RA } } ,
{ "efsneg" , VX ( 4 , 710 ), VX_MASK , PPCEFS , { RS , RA } } ,
{ "efsadd" , VX ( 4 , 704 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efssub" , VX ( 4 , 705 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efsmul" , VX ( 4 , 712 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efsdiv" , VX ( 4 , 713 ), VX_MASK , PPCEFS , { RS , RA , RB } } ,
{ "efscmpgt" , VX ( 4 , 716 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efscmplt" , VX ( 4 , 717 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efscmpeq" , VX ( 4 , 718 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efststgt" , VX ( 4 , 732 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efststlt" , VX ( 4 , 733 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efststeq" , VX ( 4 , 734 ), VX_MASK , PPCEFS , { CRFD , RA , RB } } ,
{ "efscfui" , VX ( 4 , 720 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efsctuiz" , VX ( 4 , 728 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efscfsi" , VX ( 4 , 721 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efscfuf" , VX ( 4 , 722 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efscfsf" , VX ( 4 , 723 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efsctui" , VX ( 4 , 724 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efsctsi" , VX ( 4 , 725 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efsctsiz" , VX ( 4 , 730 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efsctuf" , VX ( 4 , 726 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "efsctsf" , VX ( 4 , 727 ), VX_MASK , PPCEFS , { RS , RB } } ,
{ "evmhossf" , VX ( 4 , 1031 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhossfa" , VX ( 4 , 1063 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmf" , VX ( 4 , 1039 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmfa" , VX ( 4 , 1071 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmi" , VX ( 4 , 1037 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmia" , VX ( 4 , 1069 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhoumi" , VX ( 4 , 1036 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhoumia" , VX ( 4 , 1068 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhessf" , VX ( 4 , 1027 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhessfa" , VX ( 4 , 1059 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmf" , VX ( 4 , 1035 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmfa" , VX ( 4 , 1067 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmi" , VX ( 4 , 1033 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmia" , VX ( 4 , 1065 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmheumi" , VX ( 4 , 1032 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmheumia" , VX ( 4 , 1064 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhossfaaw" , VX ( 4 , 1287 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhossiaaw" , VX ( 4 , 1285 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmfaaw" , VX ( 4 , 1295 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmiaaw" , VX ( 4 , 1293 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhousiaaw" , VX ( 4 , 1284 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhoumiaaw" , VX ( 4 , 1292 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhessfaaw" , VX ( 4 , 1283 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhessiaaw" , VX ( 4 , 1281 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmfaaw" , VX ( 4 , 1291 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmiaaw" , VX ( 4 , 1289 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmheusiaaw" , VX ( 4 , 1280 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmheumiaaw" , VX ( 4 , 1288 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhossfanw" , VX ( 4 , 1415 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhossianw" , VX ( 4 , 1413 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmfanw" , VX ( 4 , 1423 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhosmianw" , VX ( 4 , 1421 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhousianw" , VX ( 4 , 1412 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhoumianw" , VX ( 4 , 1420 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhessfanw" , VX ( 4 , 1411 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhessianw" , VX ( 4 , 1409 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmfanw" , VX ( 4 , 1419 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhesmianw" , VX ( 4 , 1417 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmheusianw" , VX ( 4 , 1408 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmheumianw" , VX ( 4 , 1416 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhogsmfaa" , VX ( 4 , 1327 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhogsmiaa" , VX ( 4 , 1325 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhogumiaa" , VX ( 4 , 1324 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhegsmfaa" , VX ( 4 , 1323 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhegsmiaa" , VX ( 4 , 1321 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhegumiaa" , VX ( 4 , 1320 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhogsmfan" , VX ( 4 , 1455 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhogsmian" , VX ( 4 , 1453 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhogumian" , VX ( 4 , 1452 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhegsmfan" , VX ( 4 , 1451 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhegsmian" , VX ( 4 , 1449 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmhegumian" , VX ( 4 , 1448 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhssf" , VX ( 4 , 1095 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhssfa" , VX ( 4 , 1127 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhsmf" , VX ( 4 , 1103 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhsmfa" , VX ( 4 , 1135 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhsmi" , VX ( 4 , 1101 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhsmia" , VX ( 4 , 1133 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhumi" , VX ( 4 , 1100 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwhumia" , VX ( 4 , 1132 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlumi" , VX ( 4 , 1096 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlumia" , VX ( 4 , 1128 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlssiaaw" , VX ( 4 , 1345 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlsmiaaw" , VX ( 4 , 1353 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlusiaaw" , VX ( 4 , 1344 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlumiaaw" , VX ( 4 , 1352 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlssianw" , VX ( 4 , 1473 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlsmianw" , VX ( 4 , 1481 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlusianw" , VX ( 4 , 1472 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwlumianw" , VX ( 4 , 1480 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwssf" , VX ( 4 , 1107 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwssfa" , VX ( 4 , 1139 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmf" , VX ( 4 , 1115 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmfa" , VX ( 4 , 1147 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmi" , VX ( 4 , 1113 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmia" , VX ( 4 , 1145 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwumi" , VX ( 4 , 1112 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwumia" , VX ( 4 , 1144 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwssfaa" , VX ( 4 , 1363 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmfaa" , VX ( 4 , 1371 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmiaa" , VX ( 4 , 1369 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwumiaa" , VX ( 4 , 1368 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwssfan" , VX ( 4 , 1491 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmfan" , VX ( 4 , 1499 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwsmian" , VX ( 4 , 1497 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evmwumian" , VX ( 4 , 1496 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evaddssiaaw" , VX ( 4 , 1217 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evaddsmiaaw" , VX ( 4 , 1225 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evaddusiaaw" , VX ( 4 , 1216 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evaddumiaaw" , VX ( 4 , 1224 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evsubfssiaaw" , VX ( 4 , 1219 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evsubfsmiaaw" , VX ( 4 , 1227 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evsubfusiaaw" , VX ( 4 , 1218 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evsubfumiaaw" , VX ( 4 , 1226 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evmra" , VX ( 4 , 1220 ), VX_MASK , PPCSPE , { RS , RA } } ,
{ "evdivws" , VX ( 4 , 1222 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "evdivwu" , VX ( 4 , 1223 ), VX_MASK , PPCSPE , { RS , RA , RB } } ,
{ "mulli" , OP ( 7 ), OP_MASK , PPCCOM , { RT , RA , SI } } ,
{ "muli" , OP ( 7 ), OP_MASK , PWRCOM , { RT , RA , SI } } ,
{ "subfic" , OP ( 8 ), OP_MASK , PPCCOM , { RT , RA , SI } } ,
{ "sfi" , OP ( 8 ), OP_MASK , PWRCOM , { RT , RA , SI } } ,
{ "dozi" , OP ( 9 ), OP_MASK , M601 , { RT , RA , SI } } ,
{ "bce" , B ( 9 , 0 , 0 ), B_MASK , BOOKE64 , { BO , BI , BD } } ,
{ "bcel" , B ( 9 , 0 , 1 ), B_MASK , BOOKE64 , { BO , BI , BD } } ,
{ "bcea" , B ( 9 , 1 , 0 ), B_MASK , BOOKE64 , { BO , BI , BDA } } ,
{ "bcela" , B ( 9 , 1 , 1 ), B_MASK , BOOKE64 , { BO , BI , BDA } } ,
{ "cmplwi" , OPL ( 10 , 0 ), OPL_MASK , PPCCOM , { OBF , RA , UI } } ,
{ "cmpldi" , OPL ( 10 , 1 ), OPL_MASK , PPC64 , { OBF , RA , UI } } ,
2596
{ "cmpli" , OP ( 10 ), OP_MASK , PPC , { BF , L , RA , UI } } ,
2597
{ "cmpli" , OP ( 10 ), OP_MASK , PWRCOM , { BF , RA , UI } } ,
2598
2599
2600
{ "cmpwi" , OPL ( 11 , 0 ), OPL_MASK , PPCCOM , { OBF , RA , SI } } ,
{ "cmpdi" , OPL ( 11 , 1 ), OPL_MASK , PPC64 , { OBF , RA , SI } } ,
2601
{ "cmpi" , OP ( 11 ), OP_MASK , PPC , { BF , L , RA , SI } } ,
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
{ "cmpi" , OP ( 11 ), OP_MASK , PWRCOM , { BF , RA , SI } } ,
{ "addic" , OP ( 12 ), OP_MASK , PPCCOM , { RT , RA , SI } } ,
{ "ai" , OP ( 12 ), OP_MASK , PWRCOM , { RT , RA , SI } } ,
{ "subic" , OP ( 12 ), OP_MASK , PPCCOM , { RT , RA , NSI } } ,
{ "addic." , OP ( 13 ), OP_MASK , PPCCOM , { RT , RA , SI } } ,
{ "ai." , OP ( 13 ), OP_MASK , PWRCOM , { RT , RA , SI } } ,
{ "subic." , OP ( 13 ), OP_MASK , PPCCOM , { RT , RA , NSI } } ,
{ "li" , OP ( 14 ), DRA_MASK , PPCCOM , { RT , SI } } ,
{ "lil" , OP ( 14 ), DRA_MASK , PWRCOM , { RT , SI } } ,
{ "addi" , OP ( 14 ), OP_MASK , PPCCOM , { RT , RA0 , SI } } ,
{ "cal" , OP ( 14 ), OP_MASK , PWRCOM , { RT , D , RA0 } } ,
{ "subi" , OP ( 14 ), OP_MASK , PPCCOM , { RT , RA0 , NSI } } ,
{ "la" , OP ( 14 ), OP_MASK , PPCCOM , { RT , D , RA0 } } ,
{ "lis" , OP ( 15 ), DRA_MASK , PPCCOM , { RT , SISIGNOPT } } ,
{ "liu" , OP ( 15 ), DRA_MASK , PWRCOM , { RT , SISIGNOPT } } ,
{ "addis" , OP ( 15 ), OP_MASK , PPCCOM , { RT , RA0 , SISIGNOPT } } ,
{ "cau" , OP ( 15 ), OP_MASK , PWRCOM , { RT , RA0 , SISIGNOPT } } ,
{ "subis" , OP ( 15 ), OP_MASK , PPCCOM , { RT , RA0 , NSI } } ,
{ "bdnz-" , BBO ( 16 , BODNZ , 0 , 0 ), BBOATBI_MASK , PPCCOM , { BDM } } ,
{ "bdnz+" , BBO ( 16 , BODNZ , 0 , 0 ), BBOATBI_MASK , PPCCOM , { BDP } } ,
{ "bdnz" , BBO ( 16 , BODNZ , 0 , 0 ), BBOATBI_MASK , PPCCOM , { BD } } ,
{ "bdn" , BBO ( 16 , BODNZ , 0 , 0 ), BBOATBI_MASK , PWRCOM , { BD } } ,
{ "bdnzl-" , BBO ( 16 , BODNZ , 0 , 1 ), BBOATBI_MASK , PPCCOM , { BDM } } ,
{ "bdnzl+" , BBO ( 16 , BODNZ , 0 , 1 ), BBOATBI_MASK , PPCCOM , { BDP } } ,
{ "bdnzl" , BBO ( 16 , BODNZ , 0 , 1 ), BBOATBI_MASK , PPCCOM , { BD } } ,
{ "bdnl" , BBO ( 16 , BODNZ , 0 , 1 ), BBOATBI_MASK , PWRCOM , { BD } } ,
{ "bdnza-" , BBO ( 16 , BODNZ , 1 , 0 ), BBOATBI_MASK , PPCCOM , { BDMA } } ,
{ "bdnza+" , BBO ( 16 , BODNZ , 1 , 0 ), BBOATBI_MASK , PPCCOM , { BDPA } } ,
{ "bdnza" , BBO ( 16 , BODNZ , 1 , 0 ), BBOATBI_MASK , PPCCOM , { BDA } } ,
{ "bdna" , BBO ( 16 , BODNZ , 1 , 0 ), BBOATBI_MASK , PWRCOM , { BDA } } ,
{ "bdnzla-" , BBO ( 16 , BODNZ , 1 , 1 ), BBOATBI_MASK , PPCCOM , { BDMA } } ,
{ "bdnzla+" , BBO ( 16 , BODNZ , 1 , 1 ), BBOATBI_MASK , PPCCOM , { BDPA } } ,
{ "bdnzla" , BBO ( 16 , BODNZ , 1 , 1 ), BBOATBI_MASK , PPCCOM , { BDA } } ,
{ "bdnla" , BBO ( 16 , BODNZ , 1 , 1 ), BBOATBI_MASK , PWRCOM , { BDA } } ,
{ "bdz-" , BBO ( 16 , BODZ , 0 , 0 ), BBOATBI_MASK , PPCCOM , { BDM } } ,
{ "bdz+" , BBO ( 16 , BODZ , 0 , 0 ), BBOATBI_MASK , PPCCOM , { BDP } } ,
{ "bdz" , BBO ( 16 , BODZ , 0 , 0 ), BBOATBI_MASK , COM , { BD } } ,
{ "bdzl-" , BBO ( 16 , BODZ , 0 , 1 ), BBOATBI_MASK , PPCCOM , { BDM } } ,
{ "bdzl+" , BBO ( 16 , BODZ , 0 , 1 ), BBOATBI_MASK , PPCCOM , { BDP } } ,
{ "bdzl" , BBO ( 16 , BODZ , 0 , 1 ), BBOATBI_MASK , COM , { BD } } ,
{ "bdza-" , BBO ( 16 , BODZ , 1 , 0 ), BBOATBI_MASK , PPCCOM , { BDMA } } ,
{ "bdza+" , BBO ( 16 , BODZ , 1 , 0 ), BBOATBI_MASK , PPCCOM , { BDPA } } ,
{ "bdza" , BBO ( 16 , BODZ , 1 , 0 ), BBOATBI_MASK , COM , { BDA } } ,
{ "bdzla-" , BBO ( 16 , BODZ , 1 , 1 ), BBOATBI_MASK , PPCCOM , { BDMA } } ,
{ "bdzla+" , BBO ( 16 , BODZ , 1 , 1 ), BBOATBI_MASK , PPCCOM , { BDPA } } ,
{ "bdzla" , BBO ( 16 , BODZ , 1 , 1 ), BBOATBI_MASK , COM , { BDA } } ,
{ "blt-" , BBOCB ( 16 , BOT , CBLT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "blt+" , BBOCB ( 16 , BOT , CBLT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "blt" , BBOCB ( 16 , BOT , CBLT , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bltl-" , BBOCB ( 16 , BOT , CBLT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bltl+" , BBOCB ( 16 , BOT , CBLT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bltl" , BBOCB ( 16 , BOT , CBLT , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "blta-" , BBOCB ( 16 , BOT , CBLT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "blta+" , BBOCB ( 16 , BOT , CBLT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "blta" , BBOCB ( 16 , BOT , CBLT , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bltla-" , BBOCB ( 16 , BOT , CBLT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bltla+" , BBOCB ( 16 , BOT , CBLT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bltla" , BBOCB ( 16 , BOT , CBLT , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bgt-" , BBOCB ( 16 , BOT , CBGT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bgt+" , BBOCB ( 16 , BOT , CBGT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bgt" , BBOCB ( 16 , BOT , CBGT , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bgtl-" , BBOCB ( 16 , BOT , CBGT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bgtl+" , BBOCB ( 16 , BOT , CBGT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bgtl" , BBOCB ( 16 , BOT , CBGT , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bgta-" , BBOCB ( 16 , BOT , CBGT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bgta+" , BBOCB ( 16 , BOT , CBGT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bgta" , BBOCB ( 16 , BOT , CBGT , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bgtla-" , BBOCB ( 16 , BOT , CBGT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bgtla+" , BBOCB ( 16 , BOT , CBGT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bgtla" , BBOCB ( 16 , BOT , CBGT , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "beq-" , BBOCB ( 16 , BOT , CBEQ , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "beq+" , BBOCB ( 16 , BOT , CBEQ , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "beq" , BBOCB ( 16 , BOT , CBEQ , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "beql-" , BBOCB ( 16 , BOT , CBEQ , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "beql+" , BBOCB ( 16 , BOT , CBEQ , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "beql" , BBOCB ( 16 , BOT , CBEQ , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "beqa-" , BBOCB ( 16 , BOT , CBEQ , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "beqa+" , BBOCB ( 16 , BOT , CBEQ , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "beqa" , BBOCB ( 16 , BOT , CBEQ , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "beqla-" , BBOCB ( 16 , BOT , CBEQ , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "beqla+" , BBOCB ( 16 , BOT , CBEQ , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "beqla" , BBOCB ( 16 , BOT , CBEQ , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bso-" , BBOCB ( 16 , BOT , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bso+" , BBOCB ( 16 , BOT , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bso" , BBOCB ( 16 , BOT , CBSO , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bsol-" , BBOCB ( 16 , BOT , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bsol+" , BBOCB ( 16 , BOT , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bsol" , BBOCB ( 16 , BOT , CBSO , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bsoa-" , BBOCB ( 16 , BOT , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bsoa+" , BBOCB ( 16 , BOT , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bsoa" , BBOCB ( 16 , BOT , CBSO , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bsola-" , BBOCB ( 16 , BOT , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bsola+" , BBOCB ( 16 , BOT , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bsola" , BBOCB ( 16 , BOT , CBSO , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bun-" , BBOCB ( 16 , BOT , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bun+" , BBOCB ( 16 , BOT , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bun" , BBOCB ( 16 , BOT , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BD } } ,
{ "bunl-" , BBOCB ( 16 , BOT , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bunl+" , BBOCB ( 16 , BOT , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bunl" , BBOCB ( 16 , BOT , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BD } } ,
{ "buna-" , BBOCB ( 16 , BOT , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "buna+" , BBOCB ( 16 , BOT , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "buna" , BBOCB ( 16 , BOT , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDA } } ,
{ "bunla-" , BBOCB ( 16 , BOT , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bunla+" , BBOCB ( 16 , BOT , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bunla" , BBOCB ( 16 , BOT , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDA } } ,
{ "bge-" , BBOCB ( 16 , BOF , CBLT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bge+" , BBOCB ( 16 , BOF , CBLT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bge" , BBOCB ( 16 , BOF , CBLT , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bgel-" , BBOCB ( 16 , BOF , CBLT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bgel+" , BBOCB ( 16 , BOF , CBLT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bgel" , BBOCB ( 16 , BOF , CBLT , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bgea-" , BBOCB ( 16 , BOF , CBLT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bgea+" , BBOCB ( 16 , BOF , CBLT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bgea" , BBOCB ( 16 , BOF , CBLT , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bgela-" , BBOCB ( 16 , BOF , CBLT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bgela+" , BBOCB ( 16 , BOF , CBLT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bgela" , BBOCB ( 16 , BOF , CBLT , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bnl-" , BBOCB ( 16 , BOF , CBLT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bnl+" , BBOCB ( 16 , BOF , CBLT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bnl" , BBOCB ( 16 , BOF , CBLT , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bnll-" , BBOCB ( 16 , BOF , CBLT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bnll+" , BBOCB ( 16 , BOF , CBLT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bnll" , BBOCB ( 16 , BOF , CBLT , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bnla-" , BBOCB ( 16 , BOF , CBLT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnla+" , BBOCB ( 16 , BOF , CBLT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnla" , BBOCB ( 16 , BOF , CBLT , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bnlla-" , BBOCB ( 16 , BOF , CBLT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnlla+" , BBOCB ( 16 , BOF , CBLT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnlla" , BBOCB ( 16 , BOF , CBLT , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "ble-" , BBOCB ( 16 , BOF , CBGT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "ble+" , BBOCB ( 16 , BOF , CBGT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "ble" , BBOCB ( 16 , BOF , CBGT , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "blel-" , BBOCB ( 16 , BOF , CBGT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "blel+" , BBOCB ( 16 , BOF , CBGT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "blel" , BBOCB ( 16 , BOF , CBGT , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "blea-" , BBOCB ( 16 , BOF , CBGT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "blea+" , BBOCB ( 16 , BOF , CBGT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "blea" , BBOCB ( 16 , BOF , CBGT , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "blela-" , BBOCB ( 16 , BOF , CBGT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "blela+" , BBOCB ( 16 , BOF , CBGT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "blela" , BBOCB ( 16 , BOF , CBGT , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bng-" , BBOCB ( 16 , BOF , CBGT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bng+" , BBOCB ( 16 , BOF , CBGT , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bng" , BBOCB ( 16 , BOF , CBGT , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bngl-" , BBOCB ( 16 , BOF , CBGT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bngl+" , BBOCB ( 16 , BOF , CBGT , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bngl" , BBOCB ( 16 , BOF , CBGT , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bnga-" , BBOCB ( 16 , BOF , CBGT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnga+" , BBOCB ( 16 , BOF , CBGT , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnga" , BBOCB ( 16 , BOF , CBGT , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bngla-" , BBOCB ( 16 , BOF , CBGT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bngla+" , BBOCB ( 16 , BOF , CBGT , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bngla" , BBOCB ( 16 , BOF , CBGT , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bne-" , BBOCB ( 16 , BOF , CBEQ , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bne+" , BBOCB ( 16 , BOF , CBEQ , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bne" , BBOCB ( 16 , BOF , CBEQ , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bnel-" , BBOCB ( 16 , BOF , CBEQ , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bnel+" , BBOCB ( 16 , BOF , CBEQ , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bnel" , BBOCB ( 16 , BOF , CBEQ , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bnea-" , BBOCB ( 16 , BOF , CBEQ , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnea+" , BBOCB ( 16 , BOF , CBEQ , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnea" , BBOCB ( 16 , BOF , CBEQ , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bnela-" , BBOCB ( 16 , BOF , CBEQ , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnela+" , BBOCB ( 16 , BOF , CBEQ , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnela" , BBOCB ( 16 , BOF , CBEQ , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bns-" , BBOCB ( 16 , BOF , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bns+" , BBOCB ( 16 , BOF , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bns" , BBOCB ( 16 , BOF , CBSO , 0 , 0 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bnsl-" , BBOCB ( 16 , BOF , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bnsl+" , BBOCB ( 16 , BOF , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bnsl" , BBOCB ( 16 , BOF , CBSO , 0 , 1 ), BBOATCB_MASK , COM , { CR , BD } } ,
{ "bnsa-" , BBOCB ( 16 , BOF , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnsa+" , BBOCB ( 16 , BOF , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnsa" , BBOCB ( 16 , BOF , CBSO , 1 , 0 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bnsla-" , BBOCB ( 16 , BOF , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnsla+" , BBOCB ( 16 , BOF , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnsla" , BBOCB ( 16 , BOF , CBSO , 1 , 1 ), BBOATCB_MASK , COM , { CR , BDA } } ,
{ "bnu-" , BBOCB ( 16 , BOF , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bnu+" , BBOCB ( 16 , BOF , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bnu" , BBOCB ( 16 , BOF , CBSO , 0 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BD } } ,
{ "bnul-" , BBOCB ( 16 , BOF , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDM } } ,
{ "bnul+" , BBOCB ( 16 , BOF , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDP } } ,
{ "bnul" , BBOCB ( 16 , BOF , CBSO , 0 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BD } } ,
{ "bnua-" , BBOCB ( 16 , BOF , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnua+" , BBOCB ( 16 , BOF , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnua" , BBOCB ( 16 , BOF , CBSO , 1 , 0 ), BBOATCB_MASK , PPCCOM , { CR , BDA } } ,
{ "bnula-" , BBOCB ( 16 , BOF , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDMA } } ,
{ "bnula+" , BBOCB ( 16 , BOF , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDPA } } ,
{ "bnula" , BBOCB ( 16 , BOF , CBSO , 1 , 1 ), BBOATCB_MASK , PPCCOM , { CR , BDA } } ,
{ "bdnzt-" , BBO ( 16 , BODNZT , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdnzt+" , BBO ( 16 , BODNZT , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdnzt" , BBO ( 16 , BODNZT , 0 , 0 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdnztl-" , BBO ( 16 , BODNZT , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdnztl+" , BBO ( 16 , BODNZT , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdnztl" , BBO ( 16 , BODNZT , 0 , 1 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdnzta-" , BBO ( 16 , BODNZT , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdnzta+" , BBO ( 16 , BODNZT , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdnzta" , BBO ( 16 , BODNZT , 1 , 0 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bdnztla-" , BBO ( 16 , BODNZT , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdnztla+" , BBO ( 16 , BODNZT , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdnztla" , BBO ( 16 , BODNZT , 1 , 1 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bdnzf-" , BBO ( 16 , BODNZF , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdnzf+" , BBO ( 16 , BODNZF , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdnzf" , BBO ( 16 , BODNZF , 0 , 0 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdnzfl-" , BBO ( 16 , BODNZF , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdnzfl+" , BBO ( 16 , BODNZF , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdnzfl" , BBO ( 16 , BODNZF , 0 , 1 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdnzfa-" , BBO ( 16 , BODNZF , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdnzfa+" , BBO ( 16 , BODNZF , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdnzfa" , BBO ( 16 , BODNZF , 1 , 0 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bdnzfla-" , BBO ( 16 , BODNZF , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdnzfla+" , BBO ( 16 , BODNZF , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdnzfla" , BBO ( 16 , BODNZF , 1 , 1 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bt-" , BBO ( 16 , BOT , 0 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDM } } ,
{ "bt+" , BBO ( 16 , BOT , 0 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDP } } ,
{ "bt" , BBO ( 16 , BOT , 0 , 0 ), BBOAT_MASK , PPCCOM , { BI , BD } } ,
{ "bbt" , BBO ( 16 , BOT , 0 , 0 ), BBOAT_MASK , PWRCOM , { BI , BD } } ,
{ "btl-" , BBO ( 16 , BOT , 0 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDM } } ,
{ "btl+" , BBO ( 16 , BOT , 0 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDP } } ,
{ "btl" , BBO ( 16 , BOT , 0 , 1 ), BBOAT_MASK , PPCCOM , { BI , BD } } ,
{ "bbtl" , BBO ( 16 , BOT , 0 , 1 ), BBOAT_MASK , PWRCOM , { BI , BD } } ,
{ "bta-" , BBO ( 16 , BOT , 1 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDMA } } ,
{ "bta+" , BBO ( 16 , BOT , 1 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDPA } } ,
{ "bta" , BBO ( 16 , BOT , 1 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDA } } ,
{ "bbta" , BBO ( 16 , BOT , 1 , 0 ), BBOAT_MASK , PWRCOM , { BI , BDA } } ,
{ "btla-" , BBO ( 16 , BOT , 1 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDMA } } ,
{ "btla+" , BBO ( 16 , BOT , 1 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDPA } } ,
{ "btla" , BBO ( 16 , BOT , 1 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDA } } ,
{ "bbtla" , BBO ( 16 , BOT , 1 , 1 ), BBOAT_MASK , PWRCOM , { BI , BDA } } ,
{ "bf-" , BBO ( 16 , BOF , 0 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDM } } ,
{ "bf+" , BBO ( 16 , BOF , 0 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDP } } ,
{ "bf" , BBO ( 16 , BOF , 0 , 0 ), BBOAT_MASK , PPCCOM , { BI , BD } } ,
{ "bbf" , BBO ( 16 , BOF , 0 , 0 ), BBOAT_MASK , PWRCOM , { BI , BD } } ,
{ "bfl-" , BBO ( 16 , BOF , 0 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDM } } ,
{ "bfl+" , BBO ( 16 , BOF , 0 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDP } } ,
{ "bfl" , BBO ( 16 , BOF , 0 , 1 ), BBOAT_MASK , PPCCOM , { BI , BD } } ,
{ "bbfl" , BBO ( 16 , BOF , 0 , 1 ), BBOAT_MASK , PWRCOM , { BI , BD } } ,
{ "bfa-" , BBO ( 16 , BOF , 1 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDMA } } ,
{ "bfa+" , BBO ( 16 , BOF , 1 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDPA } } ,
{ "bfa" , BBO ( 16 , BOF , 1 , 0 ), BBOAT_MASK , PPCCOM , { BI , BDA } } ,
{ "bbfa" , BBO ( 16 , BOF , 1 , 0 ), BBOAT_MASK , PWRCOM , { BI , BDA } } ,
{ "bfla-" , BBO ( 16 , BOF , 1 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDMA } } ,
{ "bfla+" , BBO ( 16 , BOF , 1 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDPA } } ,
{ "bfla" , BBO ( 16 , BOF , 1 , 1 ), BBOAT_MASK , PPCCOM , { BI , BDA } } ,
{ "bbfla" , BBO ( 16 , BOF , 1 , 1 ), BBOAT_MASK , PWRCOM , { BI , BDA } } ,
{ "bdzt-" , BBO ( 16 , BODZT , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdzt+" , BBO ( 16 , BODZT , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdzt" , BBO ( 16 , BODZT , 0 , 0 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdztl-" , BBO ( 16 , BODZT , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdztl+" , BBO ( 16 , BODZT , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdztl" , BBO ( 16 , BODZT , 0 , 1 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdzta-" , BBO ( 16 , BODZT , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdzta+" , BBO ( 16 , BODZT , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdzta" , BBO ( 16 , BODZT , 1 , 0 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bdztla-" , BBO ( 16 , BODZT , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdztla+" , BBO ( 16 , BODZT , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdztla" , BBO ( 16 , BODZT , 1 , 1 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bdzf-" , BBO ( 16 , BODZF , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdzf+" , BBO ( 16 , BODZF , 0 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdzf" , BBO ( 16 , BODZF , 0 , 0 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdzfl-" , BBO ( 16 , BODZF , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDM } } ,
{ "bdzfl+" , BBO ( 16 , BODZF , 0 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDP } } ,
{ "bdzfl" , BBO ( 16 , BODZF , 0 , 1 ), BBOY_MASK , PPCCOM , { BI , BD } } ,
{ "bdzfa-" , BBO ( 16 , BODZF , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdzfa+" , BBO ( 16 , BODZF , 1 , 0 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdzfa" , BBO ( 16 , BODZF , 1 , 0 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bdzfla-" , BBO ( 16 , BODZF , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDMA } } ,
{ "bdzfla+" , BBO ( 16 , BODZF , 1 , 1 ), BBOY_MASK , NOPOWER4 , { BI , BDPA } } ,
{ "bdzfla" , BBO ( 16 , BODZF , 1 , 1 ), BBOY_MASK , PPCCOM , { BI , BDA } } ,
{ "bc-" , B ( 16 , 0 , 0 ), B_MASK , PPCCOM , { BOE , BI , BDM } } ,
{ "bc+" , B ( 16 , 0 , 0 ), B_MASK , PPCCOM , { BOE , BI , BDP } } ,
{ "bc" , B ( 16 , 0 , 0 ), B_MASK , COM , { BO , BI , BD } } ,
{ "bcl-" , B ( 16 , 0 , 1 ), B_MASK , PPCCOM , { BOE , BI , BDM } } ,
{ "bcl+" , B ( 16 , 0 , 1 ), B_MASK , PPCCOM , { BOE , BI , BDP } } ,
{ "bcl" , B ( 16 , 0 , 1 ), B_MASK , COM , { BO , BI , BD } } ,
{ "bca-" , B ( 16 , 1 , 0 ), B_MASK , PPCCOM , { BOE , BI , BDMA } } ,
{ "bca+" , B ( 16 , 1 , 0 ), B_MASK , PPCCOM , { BOE , BI , BDPA } } ,
{ "bca" , B ( 16 , 1 , 0 ), B_MASK , COM , { BO , BI , BDA } } ,
{ "bcla-" , B ( 16 , 1 , 1 ), B_MASK , PPCCOM , { BOE , BI , BDMA } } ,
{ "bcla+" , B ( 16 , 1 , 1 ), B_MASK , PPCCOM , { BOE , BI , BDPA } } ,
{ "bcla" , B ( 16 , 1 , 1 ), B_MASK , COM , { BO , BI , BDA } } ,
{ "sc" , SC ( 17 , 1 , 0 ), SC_MASK , PPC , { LEV } } ,
{ "svc" , SC ( 17 , 0 , 0 ), SC_MASK , POWER , { SVC_LEV , FL1 , FL2 } } ,
{ "svcl" , SC ( 17 , 0 , 1 ), SC_MASK , POWER , { SVC_LEV , FL1 , FL2 } } ,
{ "svca" , SC ( 17 , 1 , 0 ), SC_MASK , PWRCOM , { SV } } ,
2894
2895
{ "svcla" , SC ( 17 , 1 , 1 ), SC_MASK , POWER , { SV } } ,
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
{ "b" , B ( 18 , 0 , 0 ), B_MASK , COM , { LI } } ,
{ "bl" , B ( 18 , 0 , 1 ), B_MASK , COM , { LI } } ,
{ "ba" , B ( 18 , 1 , 0 ), B_MASK , COM , { LIA } } ,
{ "bla" , B ( 18 , 1 , 1 ), B_MASK , COM , { LIA } } ,
{ "mcrf" , XL ( 19 , 0 ), XLBB_MASK | ( 3 << 21 ) | ( 3 << 16 ), COM , { BF , BFA } } ,
{ "blr" , XLO ( 19 , BOU , 16 , 0 ), XLBOBIBB_MASK , PPCCOM , { 0 } } ,
{ "br" , XLO ( 19 , BOU , 16 , 0 ), XLBOBIBB_MASK , PWRCOM , { 0 } } ,
{ "blrl" , XLO ( 19 , BOU , 16 , 1 ), XLBOBIBB_MASK , PPCCOM , { 0 } } ,
{ "brl" , XLO ( 19 , BOU , 16 , 1 ), XLBOBIBB_MASK , PWRCOM , { 0 } } ,
{ "bdnzlr" , XLO ( 19 , BODNZ , 16 , 0 ), XLBOBIBB_MASK , PPCCOM , { 0 } } ,
{ "bdnzlr-" , XLO ( 19 , BODNZ , 16 , 0 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdnzlr-" , XLO ( 19 , BODNZM4 , 16 , 0 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bdnzlr+" , XLO ( 19 , BODNZP , 16 , 0 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdnzlr+" , XLO ( 19 , BODNZP4 , 16 , 0 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bdnzlrl" , XLO ( 19 , BODNZ , 16 , 1 ), XLBOBIBB_MASK , PPCCOM , { 0 } } ,
{ "bdnzlrl-" , XLO ( 19 , BODNZ , 16 , 1 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdnzlrl-" , XLO ( 19 , BODNZM4 , 16 , 1 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bdnzlrl+" , XLO ( 19 , BODNZP , 16 , 1 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdnzlrl+" , XLO ( 19 , BODNZP4 , 16 , 1 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bdzlr" , XLO ( 19 , BODZ , 16 , 0 ), XLBOBIBB_MASK , PPCCOM , { 0 } } ,
{ "bdzlr-" , XLO ( 19 , BODZ , 16 , 0 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdzlr-" , XLO ( 19 , BODZM4 , 16 , 0 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bdzlr+" , XLO ( 19 , BODZP , 16 , 0 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdzlr+" , XLO ( 19 , BODZP4 , 16 , 0 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bdzlrl" , XLO ( 19 , BODZ , 16 , 1 ), XLBOBIBB_MASK , PPCCOM , { 0 } } ,
{ "bdzlrl-" , XLO ( 19 , BODZ , 16 , 1 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdzlrl-" , XLO ( 19 , BODZM4 , 16 , 1 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bdzlrl+" , XLO ( 19 , BODZP , 16 , 1 ), XLBOBIBB_MASK , NOPOWER4 , { 0 } } ,
{ "bdzlrl+" , XLO ( 19 , BODZP4 , 16 , 1 ), XLBOBIBB_MASK , POWER4 , { 0 } } ,
{ "bltlr" , XLOCB ( 19 , BOT , CBLT , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bltlr-" , XLOCB ( 19 , BOT , CBLT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltlr-" , XLOCB ( 19 , BOTM4 , CBLT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bltlr+" , XLOCB ( 19 , BOTP , CBLT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltlr+" , XLOCB ( 19 , BOTP4 , CBLT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bltr" , XLOCB ( 19 , BOT , CBLT , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bltlrl" , XLOCB ( 19 , BOT , CBLT , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bltlrl-" , XLOCB ( 19 , BOT , CBLT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltlrl-" , XLOCB ( 19 , BOTM4 , CBLT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bltlrl+" , XLOCB ( 19 , BOTP , CBLT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltlrl+" , XLOCB ( 19 , BOTP4 , CBLT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bltrl" , XLOCB ( 19 , BOT , CBLT , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bgtlr" , XLOCB ( 19 , BOT , CBGT , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgtlr-" , XLOCB ( 19 , BOT , CBGT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtlr-" , XLOCB ( 19 , BOTM4 , CBGT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtlr+" , XLOCB ( 19 , BOTP , CBGT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtlr+" , XLOCB ( 19 , BOTP4 , CBGT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtr" , XLOCB ( 19 , BOT , CBGT , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bgtlrl" , XLOCB ( 19 , BOT , CBGT , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgtlrl-" , XLOCB ( 19 , BOT , CBGT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtlrl-" , XLOCB ( 19 , BOTM4 , CBGT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtlrl+" , XLOCB ( 19 , BOTP , CBGT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtlrl+" , XLOCB ( 19 , BOTP4 , CBGT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtrl" , XLOCB ( 19 , BOT , CBGT , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "beqlr" , XLOCB ( 19 , BOT , CBEQ , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "beqlr-" , XLOCB ( 19 , BOT , CBEQ , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqlr-" , XLOCB ( 19 , BOTM4 , CBEQ , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqlr+" , XLOCB ( 19 , BOTP , CBEQ , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqlr+" , XLOCB ( 19 , BOTP4 , CBEQ , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqr" , XLOCB ( 19 , BOT , CBEQ , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "beqlrl" , XLOCB ( 19 , BOT , CBEQ , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "beqlrl-" , XLOCB ( 19 , BOT , CBEQ , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqlrl-" , XLOCB ( 19 , BOTM4 , CBEQ , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqlrl+" , XLOCB ( 19 , BOTP , CBEQ , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqlrl+" , XLOCB ( 19 , BOTP4 , CBEQ , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqrl" , XLOCB ( 19 , BOT , CBEQ , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bsolr" , XLOCB ( 19 , BOT , CBSO , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bsolr-" , XLOCB ( 19 , BOT , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsolr-" , XLOCB ( 19 , BOTM4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsolr+" , XLOCB ( 19 , BOTP , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsolr+" , XLOCB ( 19 , BOTP4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsor" , XLOCB ( 19 , BOT , CBSO , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bsolrl" , XLOCB ( 19 , BOT , CBSO , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bsolrl-" , XLOCB ( 19 , BOT , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsolrl-" , XLOCB ( 19 , BOTM4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsolrl+" , XLOCB ( 19 , BOTP , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsolrl+" , XLOCB ( 19 , BOTP4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsorl" , XLOCB ( 19 , BOT , CBSO , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bunlr" , XLOCB ( 19 , BOT , CBSO , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bunlr-" , XLOCB ( 19 , BOT , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunlr-" , XLOCB ( 19 , BOTM4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bunlr+" , XLOCB ( 19 , BOTP , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunlr+" , XLOCB ( 19 , BOTP4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bunlrl" , XLOCB ( 19 , BOT , CBSO , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bunlrl-" , XLOCB ( 19 , BOT , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunlrl-" , XLOCB ( 19 , BOTM4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bunlrl+" , XLOCB ( 19 , BOTP , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunlrl+" , XLOCB ( 19 , BOTP4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgelr" , XLOCB ( 19 , BOF , CBLT , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgelr-" , XLOCB ( 19 , BOF , CBLT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgelr-" , XLOCB ( 19 , BOFM4 , CBLT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgelr+" , XLOCB ( 19 , BOFP , CBLT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgelr+" , XLOCB ( 19 , BOFP4 , CBLT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bger" , XLOCB ( 19 , BOF , CBLT , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bgelrl" , XLOCB ( 19 , BOF , CBLT , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgelrl-" , XLOCB ( 19 , BOF , CBLT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgelrl-" , XLOCB ( 19 , BOFM4 , CBLT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgelrl+" , XLOCB ( 19 , BOFP , CBLT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgelrl+" , XLOCB ( 19 , BOFP4 , CBLT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgerl" , XLOCB ( 19 , BOF , CBLT , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnllr" , XLOCB ( 19 , BOF , CBLT , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnllr-" , XLOCB ( 19 , BOF , CBLT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnllr-" , XLOCB ( 19 , BOFM4 , CBLT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnllr+" , XLOCB ( 19 , BOFP , CBLT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnllr+" , XLOCB ( 19 , BOFP4 , CBLT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnlr" , XLOCB ( 19 , BOF , CBLT , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnllrl" , XLOCB ( 19 , BOF , CBLT , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnllrl-" , XLOCB ( 19 , BOF , CBLT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnllrl-" , XLOCB ( 19 , BOFM4 , CBLT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnllrl+" , XLOCB ( 19 , BOFP , CBLT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnllrl+" , XLOCB ( 19 , BOFP4 , CBLT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnlrl" , XLOCB ( 19 , BOF , CBLT , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "blelr" , XLOCB ( 19 , BOF , CBGT , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "blelr-" , XLOCB ( 19 , BOF , CBGT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blelr-" , XLOCB ( 19 , BOFM4 , CBGT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "blelr+" , XLOCB ( 19 , BOFP , CBGT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blelr+" , XLOCB ( 19 , BOFP4 , CBGT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bler" , XLOCB ( 19 , BOF , CBGT , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "blelrl" , XLOCB ( 19 , BOF , CBGT , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "blelrl-" , XLOCB ( 19 , BOF , CBGT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blelrl-" , XLOCB ( 19 , BOFM4 , CBGT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "blelrl+" , XLOCB ( 19 , BOFP , CBGT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blelrl+" , XLOCB ( 19 , BOFP4 , CBGT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "blerl" , XLOCB ( 19 , BOF , CBGT , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnglr" , XLOCB ( 19 , BOF , CBGT , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnglr-" , XLOCB ( 19 , BOF , CBGT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnglr-" , XLOCB ( 19 , BOFM4 , CBGT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnglr+" , XLOCB ( 19 , BOFP , CBGT , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnglr+" , XLOCB ( 19 , BOFP4 , CBGT , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bngr" , XLOCB ( 19 , BOF , CBGT , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnglrl" , XLOCB ( 19 , BOF , CBGT , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnglrl-" , XLOCB ( 19 , BOF , CBGT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnglrl-" , XLOCB ( 19 , BOFM4 , CBGT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnglrl+" , XLOCB ( 19 , BOFP , CBGT , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnglrl+" , XLOCB ( 19 , BOFP4 , CBGT , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bngrl" , XLOCB ( 19 , BOF , CBGT , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnelr" , XLOCB ( 19 , BOF , CBEQ , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnelr-" , XLOCB ( 19 , BOF , CBEQ , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnelr-" , XLOCB ( 19 , BOFM4 , CBEQ , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnelr+" , XLOCB ( 19 , BOFP , CBEQ , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnelr+" , XLOCB ( 19 , BOFP4 , CBEQ , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bner" , XLOCB ( 19 , BOF , CBEQ , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnelrl" , XLOCB ( 19 , BOF , CBEQ , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnelrl-" , XLOCB ( 19 , BOF , CBEQ , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnelrl-" , XLOCB ( 19 , BOFM4 , CBEQ , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnelrl+" , XLOCB ( 19 , BOFP , CBEQ , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnelrl+" , XLOCB ( 19 , BOFP4 , CBEQ , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnerl" , XLOCB ( 19 , BOF , CBEQ , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnslr" , XLOCB ( 19 , BOF , CBSO , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnslr-" , XLOCB ( 19 , BOF , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnslr-" , XLOCB ( 19 , BOFM4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnslr+" , XLOCB ( 19 , BOFP , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnslr+" , XLOCB ( 19 , BOFP4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnsr" , XLOCB ( 19 , BOF , CBSO , 16 , 0 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnslrl" , XLOCB ( 19 , BOF , CBSO , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnslrl-" , XLOCB ( 19 , BOF , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnslrl-" , XLOCB ( 19 , BOFM4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnslrl+" , XLOCB ( 19 , BOFP , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnslrl+" , XLOCB ( 19 , BOFP4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnsrl" , XLOCB ( 19 , BOF , CBSO , 16 , 1 ), XLBOCBBB_MASK , PWRCOM , { CR } } ,
{ "bnulr" , XLOCB ( 19 , BOF , CBSO , 16 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnulr-" , XLOCB ( 19 , BOF , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnulr-" , XLOCB ( 19 , BOFM4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnulr+" , XLOCB ( 19 , BOFP , CBSO , 16 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnulr+" , XLOCB ( 19 , BOFP4 , CBSO , 16 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnulrl" , XLOCB ( 19 , BOF , CBSO , 16 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnulrl-" , XLOCB ( 19 , BOF , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnulrl-" , XLOCB ( 19 , BOFM4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnulrl+" , XLOCB ( 19 , BOFP , CBSO , 16 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnulrl+" , XLOCB ( 19 , BOFP4 , CBSO , 16 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "btlr" , XLO ( 19 , BOT , 16 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "btlr-" , XLO ( 19 , BOT , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btlr-" , XLO ( 19 , BOTM4 , 16 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "btlr+" , XLO ( 19 , BOTP , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btlr+" , XLO ( 19 , BOTP4 , 16 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bbtr" , XLO ( 19 , BOT , 16 , 0 ), XLBOBB_MASK , PWRCOM , { BI } } ,
{ "btlrl" , XLO ( 19 , BOT , 16 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "btlrl-" , XLO ( 19 , BOT , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btlrl-" , XLO ( 19 , BOTM4 , 16 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "btlrl+" , XLO ( 19 , BOTP , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btlrl+" , XLO ( 19 , BOTP4 , 16 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bbtrl" , XLO ( 19 , BOT , 16 , 1 ), XLBOBB_MASK , PWRCOM , { BI } } ,
{ "bflr" , XLO ( 19 , BOF , 16 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bflr-" , XLO ( 19 , BOF , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bflr-" , XLO ( 19 , BOFM4 , 16 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bflr+" , XLO ( 19 , BOFP , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bflr+" , XLO ( 19 , BOFP4 , 16 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bbfr" , XLO ( 19 , BOF , 16 , 0 ), XLBOBB_MASK , PWRCOM , { BI } } ,
{ "bflrl" , XLO ( 19 , BOF , 16 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bflrl-" , XLO ( 19 , BOF , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bflrl-" , XLO ( 19 , BOFM4 , 16 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bflrl+" , XLO ( 19 , BOFP , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bflrl+" , XLO ( 19 , BOFP4 , 16 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bbfrl" , XLO ( 19 , BOF , 16 , 1 ), XLBOBB_MASK , PWRCOM , { BI } } ,
{ "bdnztlr" , XLO ( 19 , BODNZT , 16 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdnztlr-" , XLO ( 19 , BODNZT , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdnztlr+" , XLO ( 19 , BODNZTP , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdnztlrl" , XLO ( 19 , BODNZT , 16 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdnztlrl-" , XLO ( 19 , BODNZT , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdnztlrl+" , XLO ( 19 , BODNZTP , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdnzflr" , XLO ( 19 , BODNZF , 16 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdnzflr-" , XLO ( 19 , BODNZF , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdnzflr+" , XLO ( 19 , BODNZFP , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdnzflrl" , XLO ( 19 , BODNZF , 16 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdnzflrl-" , XLO ( 19 , BODNZF , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdnzflrl+" , XLO ( 19 , BODNZFP , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdztlr" , XLO ( 19 , BODZT , 16 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdztlr-" , XLO ( 19 , BODZT , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdztlr+" , XLO ( 19 , BODZTP , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdztlrl" , XLO ( 19 , BODZT , 16 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdztlrl-" , XLO ( 19 , BODZT , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdztlrl+" , XLO ( 19 , BODZTP , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdzflr" , XLO ( 19 , BODZF , 16 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdzflr-" , XLO ( 19 , BODZF , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdzflr+" , XLO ( 19 , BODZFP , 16 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdzflrl" , XLO ( 19 , BODZF , 16 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bdzflrl-" , XLO ( 19 , BODZF , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bdzflrl+" , XLO ( 19 , BODZFP , 16 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bclr+" , XLYLK ( 19 , 16 , 1 , 0 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bclrl+" , XLYLK ( 19 , 16 , 1 , 1 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bclr-" , XLYLK ( 19 , 16 , 0 , 0 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bclrl-" , XLYLK ( 19 , 16 , 0 , 1 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bclr" , XLLK ( 19 , 16 , 0 ), XLBH_MASK , PPCCOM , { BO , BI , BH } } ,
{ "bclrl" , XLLK ( 19 , 16 , 1 ), XLBH_MASK , PPCCOM , { BO , BI , BH } } ,
{ "bcr" , XLLK ( 19 , 16 , 0 ), XLBB_MASK , PWRCOM , { BO , BI } } ,
{ "bcrl" , XLLK ( 19 , 16 , 1 ), XLBB_MASK , PWRCOM , { BO , BI } } ,
{ "bclre" , XLLK ( 19 , 17 , 0 ), XLBB_MASK , BOOKE64 , { BO , BI } } ,
{ "bclrel" , XLLK ( 19 , 17 , 1 ), XLBB_MASK , BOOKE64 , { BO , BI } } ,
{ "rfid" , XL ( 19 , 18 ), 0xffffffff , PPC64 , { 0 } } ,
{ "crnot" , XL ( 19 , 33 ), XL_MASK , PPCCOM , { BT , BA , BBA } } ,
{ "crnor" , XL ( 19 , 33 ), XL_MASK , COM , { BT , BA , BB } } ,
{ "rfmci" , X ( 19 , 38 ), 0xffffffff , PPCRFMCI , { 0 } } ,
{ "rfi" , XL ( 19 , 50 ), 0xffffffff , COM , { 0 } } ,
{ "rfci" , XL ( 19 , 51 ), 0xffffffff , PPC403 | BOOKE , { 0 } } ,
3134
3135
3136
{ "rfsvc" , XL ( 19 , 82 ), 0xffffffff , POWER , { 0 } } ,
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
{ "crandc" , XL ( 19 , 129 ), XL_MASK , COM , { BT , BA , BB } } ,
{ "isync" , XL ( 19 , 150 ), 0xffffffff , PPCCOM , { 0 } } ,
{ "ics" , XL ( 19 , 150 ), 0xffffffff , PWRCOM , { 0 } } ,
{ "crclr" , XL ( 19 , 193 ), XL_MASK , PPCCOM , { BT , BAT , BBA } } ,
{ "crxor" , XL ( 19 , 193 ), XL_MASK , COM , { BT , BA , BB } } ,
{ "crnand" , XL ( 19 , 225 ), XL_MASK , COM , { BT , BA , BB } } ,
{ "crand" , XL ( 19 , 257 ), XL_MASK , COM , { BT , BA , BB } } ,
3149
{ "hrfid" , XL ( 19 , 274 ), 0xffffffff , POWER5 | CELL , { 0 } } ,
3150
3151
3152
3153
{ "crset" , XL ( 19 , 289 ), XL_MASK , PPCCOM , { BT , BAT , BBA } } ,
{ "creqv" , XL ( 19 , 289 ), XL_MASK , COM , { BT , BA , BB } } ,
3154
3155
{ "doze" , XL ( 19 , 402 ), 0xffffffff , POWER6 , { 0 } } ,
3156
3157
{ "crorc" , XL ( 19 , 417 ), XL_MASK , COM , { BT , BA , BB } } ,
3158
3159
{ "nap" , XL ( 19 , 434 ), 0xffffffff , POWER6 , { 0 } } ,
3160
3161
3162
{ "crmove" , XL ( 19 , 449 ), XL_MASK , PPCCOM , { BT , BA , BBA } } ,
{ "cror" , XL ( 19 , 449 ), XL_MASK , COM , { BT , BA , BB } } ,
3163
3164
3165
{ "sleep" , XL ( 19 , 466 ), 0xffffffff , POWER6 , { 0 } } ,
{ "rvwinkle" , XL ( 19 , 498 ), 0xffffffff , POWER6 , { 0 } } ,
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
{ "bctr" , XLO ( 19 , BOU , 528 , 0 ), XLBOBIBB_MASK , COM , { 0 } } ,
{ "bctrl" , XLO ( 19 , BOU , 528 , 1 ), XLBOBIBB_MASK , COM , { 0 } } ,
{ "bltctr" , XLOCB ( 19 , BOT , CBLT , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bltctr-" , XLOCB ( 19 , BOT , CBLT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltctr-" , XLOCB ( 19 , BOTM4 , CBLT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bltctr+" , XLOCB ( 19 , BOTP , CBLT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltctr+" , XLOCB ( 19 , BOTP4 , CBLT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bltctrl" , XLOCB ( 19 , BOT , CBLT , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bltctrl-" , XLOCB ( 19 , BOT , CBLT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltctrl-" , XLOCB ( 19 , BOTM4 , CBLT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bltctrl+" , XLOCB ( 19 , BOTP , CBLT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bltctrl+" , XLOCB ( 19 , BOTP4 , CBLT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtctr" , XLOCB ( 19 , BOT , CBGT , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgtctr-" , XLOCB ( 19 , BOT , CBGT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtctr-" , XLOCB ( 19 , BOTM4 , CBGT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtctr+" , XLOCB ( 19 , BOTP , CBGT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtctr+" , XLOCB ( 19 , BOTP4 , CBGT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtctrl" , XLOCB ( 19 , BOT , CBGT , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgtctrl-" , XLOCB ( 19 , BOT , CBGT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtctrl-" , XLOCB ( 19 , BOTM4 , CBGT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgtctrl+" , XLOCB ( 19 , BOTP , CBGT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgtctrl+" , XLOCB ( 19 , BOTP4 , CBGT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqctr" , XLOCB ( 19 , BOT , CBEQ , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "beqctr-" , XLOCB ( 19 , BOT , CBEQ , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqctr-" , XLOCB ( 19 , BOTM4 , CBEQ , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqctr+" , XLOCB ( 19 , BOTP , CBEQ , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqctr+" , XLOCB ( 19 , BOTP4 , CBEQ , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqctrl" , XLOCB ( 19 , BOT , CBEQ , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "beqctrl-" , XLOCB ( 19 , BOT , CBEQ , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqctrl-" , XLOCB ( 19 , BOTM4 , CBEQ , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "beqctrl+" , XLOCB ( 19 , BOTP , CBEQ , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "beqctrl+" , XLOCB ( 19 , BOTP4 , CBEQ , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsoctr" , XLOCB ( 19 , BOT , CBSO , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bsoctr-" , XLOCB ( 19 , BOT , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsoctr-" , XLOCB ( 19 , BOTM4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsoctr+" , XLOCB ( 19 , BOTP , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsoctr+" , XLOCB ( 19 , BOTP4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsoctrl" , XLOCB ( 19 , BOT , CBSO , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bsoctrl-" , XLOCB ( 19 , BOT , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsoctrl-" , XLOCB ( 19 , BOTM4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bsoctrl+" , XLOCB ( 19 , BOTP , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bsoctrl+" , XLOCB ( 19 , BOTP4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bunctr" , XLOCB ( 19 , BOT , CBSO , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bunctr-" , XLOCB ( 19 , BOT , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunctr-" , XLOCB ( 19 , BOTM4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bunctr+" , XLOCB ( 19 , BOTP , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunctr+" , XLOCB ( 19 , BOTP4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bunctrl" , XLOCB ( 19 , BOT , CBSO , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bunctrl-" , XLOCB ( 19 , BOT , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunctrl-" , XLOCB ( 19 , BOTM4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bunctrl+" , XLOCB ( 19 , BOTP , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bunctrl+" , XLOCB ( 19 , BOTP4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgectr" , XLOCB ( 19 , BOF , CBLT , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgectr-" , XLOCB ( 19 , BOF , CBLT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgectr-" , XLOCB ( 19 , BOFM4 , CBLT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgectr+" , XLOCB ( 19 , BOFP , CBLT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgectr+" , XLOCB ( 19 , BOFP4 , CBLT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgectrl" , XLOCB ( 19 , BOF , CBLT , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bgectrl-" , XLOCB ( 19 , BOF , CBLT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgectrl-" , XLOCB ( 19 , BOFM4 , CBLT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bgectrl+" , XLOCB ( 19 , BOFP , CBLT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bgectrl+" , XLOCB ( 19 , BOFP4 , CBLT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnlctr" , XLOCB ( 19 , BOF , CBLT , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnlctr-" , XLOCB ( 19 , BOF , CBLT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnlctr-" , XLOCB ( 19 , BOFM4 , CBLT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnlctr+" , XLOCB ( 19 , BOFP , CBLT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnlctr+" , XLOCB ( 19 , BOFP4 , CBLT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnlctrl" , XLOCB ( 19 , BOF , CBLT , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnlctrl-" , XLOCB ( 19 , BOF , CBLT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnlctrl-" , XLOCB ( 19 , BOFM4 , CBLT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnlctrl+" , XLOCB ( 19 , BOFP , CBLT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnlctrl+" , XLOCB ( 19 , BOFP4 , CBLT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "blectr" , XLOCB ( 19 , BOF , CBGT , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "blectr-" , XLOCB ( 19 , BOF , CBGT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blectr-" , XLOCB ( 19 , BOFM4 , CBGT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "blectr+" , XLOCB ( 19 , BOFP , CBGT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blectr+" , XLOCB ( 19 , BOFP4 , CBGT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "blectrl" , XLOCB ( 19 , BOF , CBGT , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "blectrl-" , XLOCB ( 19 , BOF , CBGT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blectrl-" , XLOCB ( 19 , BOFM4 , CBGT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "blectrl+" , XLOCB ( 19 , BOFP , CBGT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "blectrl+" , XLOCB ( 19 , BOFP4 , CBGT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bngctr" , XLOCB ( 19 , BOF , CBGT , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bngctr-" , XLOCB ( 19 , BOF , CBGT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bngctr-" , XLOCB ( 19 , BOFM4 , CBGT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bngctr+" , XLOCB ( 19 , BOFP , CBGT , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bngctr+" , XLOCB ( 19 , BOFP4 , CBGT , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bngctrl" , XLOCB ( 19 , BOF , CBGT , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bngctrl-" , XLOCB ( 19 , BOF , CBGT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bngctrl-" , XLOCB ( 19 , BOFM4 , CBGT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bngctrl+" , XLOCB ( 19 , BOFP , CBGT , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bngctrl+" , XLOCB ( 19 , BOFP4 , CBGT , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnectr" , XLOCB ( 19 , BOF , CBEQ , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnectr-" , XLOCB ( 19 , BOF , CBEQ , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnectr-" , XLOCB ( 19 , BOFM4 , CBEQ , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnectr+" , XLOCB ( 19 , BOFP , CBEQ , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnectr+" , XLOCB ( 19 , BOFP4 , CBEQ , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnectrl" , XLOCB ( 19 , BOF , CBEQ , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnectrl-" , XLOCB ( 19 , BOF , CBEQ , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnectrl-" , XLOCB ( 19 , BOFM4 , CBEQ , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnectrl+" , XLOCB ( 19 , BOFP , CBEQ , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnectrl+" , XLOCB ( 19 , BOFP4 , CBEQ , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnsctr" , XLOCB ( 19 , BOF , CBSO , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnsctr-" , XLOCB ( 19 , BOF , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnsctr-" , XLOCB ( 19 , BOFM4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnsctr+" , XLOCB ( 19 , BOFP , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnsctr+" , XLOCB ( 19 , BOFP4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnsctrl" , XLOCB ( 19 , BOF , CBSO , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnsctrl-" , XLOCB ( 19 , BOF , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnsctrl-" , XLOCB ( 19 , BOFM4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnsctrl+" , XLOCB ( 19 , BOFP , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnsctrl+" , XLOCB ( 19 , BOFP4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnuctr" , XLOCB ( 19 , BOF , CBSO , 528 , 0 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnuctr-" , XLOCB ( 19 , BOF , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnuctr-" , XLOCB ( 19 , BOFM4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnuctr+" , XLOCB ( 19 , BOFP , CBSO , 528 , 0 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnuctr+" , XLOCB ( 19 , BOFP4 , CBSO , 528 , 0 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnuctrl" , XLOCB ( 19 , BOF , CBSO , 528 , 1 ), XLBOCBBB_MASK , PPCCOM , { CR } } ,
{ "bnuctrl-" , XLOCB ( 19 , BOF , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnuctrl-" , XLOCB ( 19 , BOFM4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "bnuctrl+" , XLOCB ( 19 , BOFP , CBSO , 528 , 1 ), XLBOCBBB_MASK , NOPOWER4 , { CR } } ,
{ "bnuctrl+" , XLOCB ( 19 , BOFP4 , CBSO , 528 , 1 ), XLBOCBBB_MASK , POWER4 , { CR } } ,
{ "btctr" , XLO ( 19 , BOT , 528 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "btctr-" , XLO ( 19 , BOT , 528 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btctr-" , XLO ( 19 , BOTM4 , 528 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "btctr+" , XLO ( 19 , BOTP , 528 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btctr+" , XLO ( 19 , BOTP4 , 528 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "btctrl" , XLO ( 19 , BOT , 528 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "btctrl-" , XLO ( 19 , BOT , 528 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btctrl-" , XLO ( 19 , BOTM4 , 528 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "btctrl+" , XLO ( 19 , BOTP , 528 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "btctrl+" , XLO ( 19 , BOTP4 , 528 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bfctr" , XLO ( 19 , BOF , 528 , 0 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bfctr-" , XLO ( 19 , BOF , 528 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bfctr-" , XLO ( 19 , BOFM4 , 528 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bfctr+" , XLO ( 19 , BOFP , 528 , 0 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bfctr+" , XLO ( 19 , BOFP4 , 528 , 0 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bfctrl" , XLO ( 19 , BOF , 528 , 1 ), XLBOBB_MASK , PPCCOM , { BI } } ,
{ "bfctrl-" , XLO ( 19 , BOF , 528 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bfctrl-" , XLO ( 19 , BOFM4 , 528 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bfctrl+" , XLO ( 19 , BOFP , 528 , 1 ), XLBOBB_MASK , NOPOWER4 , { BI } } ,
{ "bfctrl+" , XLO ( 19 , BOFP4 , 528 , 1 ), XLBOBB_MASK , POWER4 , { BI } } ,
{ "bcctr-" , XLYLK ( 19 , 528 , 0 , 0 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bcctr+" , XLYLK ( 19 , 528 , 1 , 0 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bcctrl-" , XLYLK ( 19 , 528 , 0 , 1 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bcctrl+" , XLYLK ( 19 , 528 , 1 , 1 ), XLYBB_MASK , PPCCOM , { BOE , BI } } ,
{ "bcctr" , XLLK ( 19 , 528 , 0 ), XLBH_MASK , PPCCOM , { BO , BI , BH } } ,
{ "bcctrl" , XLLK ( 19 , 528 , 1 ), XLBH_MASK , PPCCOM , { BO , BI , BH } } ,
{ "bcc" , XLLK ( 19 , 528 , 0 ), XLBB_MASK , PWRCOM , { BO , BI } } ,
{ "bccl" , XLLK ( 19 , 528 , 1 ), XLBB_MASK , PWRCOM , { BO , BI } } ,
3316
3317
{ "bcctre" , XLLK ( 19 , 529 , 0 ), XLBB_MASK , BOOKE64 , { BO , BI } } ,
{ "bcctrel" , XLLK ( 19 , 529 , 1 ), XLBB_MASK , BOOKE64 , { BO , BI } } ,
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
{ "rlwimi" , M ( 20 , 0 ), M_MASK , PPCCOM , { RA , RS , SH , MBE , ME } } ,
{ "rlimi" , M ( 20 , 0 ), M_MASK , PWRCOM , { RA , RS , SH , MBE , ME } } ,
{ "rlwimi." , M ( 20 , 1 ), M_MASK , PPCCOM , { RA , RS , SH , MBE , ME } } ,
{ "rlimi." , M ( 20 , 1 ), M_MASK , PWRCOM , { RA , RS , SH , MBE , ME } } ,
{ "rotlwi" , MME ( 21 , 31 , 0 ), MMBME_MASK , PPCCOM , { RA , RS , SH } } ,
{ "clrlwi" , MME ( 21 , 31 , 0 ), MSHME_MASK , PPCCOM , { RA , RS , MB } } ,
{ "rlwinm" , M ( 21 , 0 ), M_MASK , PPCCOM , { RA , RS , SH , MBE , ME } } ,
{ "rlinm" , M ( 21 , 0 ), M_MASK , PWRCOM , { RA , RS , SH , MBE , ME } } ,
{ "rotlwi." , MME ( 21 , 31 , 1 ), MMBME_MASK , PPCCOM , { RA , RS , SH } } ,
{ "clrlwi." , MME ( 21 , 31 , 1 ), MSHME_MASK , PPCCOM , { RA , RS , MB } } ,
{ "rlwinm." , M ( 21 , 1 ), M_MASK , PPCCOM , { RA , RS , SH , MBE , ME } } ,
{ "rlinm." , M ( 21 , 1 ), M_MASK , PWRCOM , { RA , RS , SH , MBE , ME } } ,
{ "rlmi" , M ( 22 , 0 ), M_MASK , M601 , { RA , RS , RB , MBE , ME } } ,
{ "rlmi." , M ( 22 , 1 ), M_MASK , M601 , { RA , RS , RB , MBE , ME } } ,
{ "be" , B ( 22 , 0 , 0 ), B_MASK , BOOKE64 , { LI } } ,
{ "bel" , B ( 22 , 0 , 1 ), B_MASK , BOOKE64 , { LI } } ,
{ "bea" , B ( 22 , 1 , 0 ), B_MASK , BOOKE64 , { LIA } } ,
{ "bela" , B ( 22 , 1 , 1 ), B_MASK , BOOKE64 , { LIA } } ,
{ "rotlw" , MME ( 23 , 31 , 0 ), MMBME_MASK , PPCCOM , { RA , RS , RB } } ,
{ "rlwnm" , M ( 23 , 0 ), M_MASK , PPCCOM , { RA , RS , RB , MBE , ME } } ,
{ "rlnm" , M ( 23 , 0 ), M_MASK , PWRCOM , { RA , RS , RB , MBE , ME } } ,
{ "rotlw." , MME ( 23 , 31 , 1 ), MMBME_MASK , PPCCOM , { RA , RS , RB } } ,
{ "rlwnm." , M ( 23 , 1 ), M_MASK , PPCCOM , { RA , RS , RB , MBE , ME } } ,
{ "rlnm." , M ( 23 , 1 ), M_MASK , PWRCOM , { RA , RS , RB , MBE , ME } } ,
{ "nop" , OP ( 24 ), 0xffffffff , PPCCOM , { 0 } } ,
{ "ori" , OP ( 24 ), OP_MASK , PPCCOM , { RA , RS , UI } } ,
{ "oril" , OP ( 24 ), OP_MASK , PWRCOM , { RA , RS , UI } } ,
{ "oris" , OP ( 25 ), OP_MASK , PPCCOM , { RA , RS , UI } } ,
{ "oriu" , OP ( 25 ), OP_MASK , PWRCOM , { RA , RS , UI } } ,
{ "xori" , OP ( 26 ), OP_MASK , PPCCOM , { RA , RS , UI } } ,
{ "xoril" , OP ( 26 ), OP_MASK , PWRCOM , { RA , RS , UI } } ,
{ "xoris" , OP ( 27 ), OP_MASK , PPCCOM , { RA , RS , UI } } ,
{ "xoriu" , OP ( 27 ), OP_MASK , PWRCOM , { RA , RS , UI } } ,
{ "andi." , OP ( 28 ), OP_MASK , PPCCOM , { RA , RS , UI } } ,
{ "andil." , OP ( 28 ), OP_MASK , PWRCOM , { RA , RS , UI } } ,
{ "andis." , OP ( 29 ), OP_MASK , PPCCOM , { RA , RS , UI } } ,
{ "andiu." , OP ( 29 ), OP_MASK , PWRCOM , { RA , RS , UI } } ,
{ "rotldi" , MD ( 30 , 0 , 0 ), MDMB_MASK , PPC64 , { RA , RS , SH6 } } ,
{ "clrldi" , MD ( 30 , 0 , 0 ), MDSH_MASK , PPC64 , { RA , RS , MB6 } } ,
{ "rldicl" , MD ( 30 , 0 , 0 ), MD_MASK , PPC64 , { RA , RS , SH6 , MB6 } } ,
{ "rotldi." , MD ( 30 , 0 , 1 ), MDMB_MASK , PPC64 , { RA , RS , SH6 } } ,
{ "clrldi." , MD ( 30 , 0 , 1 ), MDSH_MASK , PPC64 , { RA , RS , MB6 } } ,
{ "rldicl." , MD ( 30 , 0 , 1 ), MD_MASK , PPC64 , { RA , RS , SH6 , MB6 } } ,
{ "rldicr" , MD ( 30 , 1 , 0 ), MD_MASK , PPC64 , { RA , RS , SH6 , ME6 } } ,
{ "rldicr." , MD ( 30 , 1 , 1 ), MD_MASK , PPC64 , { RA , RS , SH6 , ME6 } } ,
{ "rldic" , MD ( 30 , 2 , 0 ), MD_MASK , PPC64 , { RA , RS , SH6 , MB6 } } ,
{ "rldic." , MD ( 30 , 2 , 1 ), MD_MASK , PPC64 , { RA , RS , SH6 , MB6 } } ,
{ "rldimi" , MD ( 30 , 3 , 0 ), MD_MASK , PPC64 , { RA , RS , SH6 , MB6 } } ,
{ "rldimi." , MD ( 30 , 3 , 1 ), MD_MASK , PPC64 , { RA , RS , SH6 , MB6 } } ,
{ "rotld" , MDS ( 30 , 8 , 0 ), MDSMB_MASK , PPC64 , { RA , RS , RB } } ,
{ "rldcl" , MDS ( 30 , 8 , 0 ), MDS_MASK , PPC64 , { RA , RS , RB , MB6 } } ,
{ "rotld." , MDS ( 30 , 8 , 1 ), MDSMB_MASK , PPC64 , { RA , RS , RB } } ,
{ "rldcl." , MDS ( 30 , 8 , 1 ), MDS_MASK , PPC64 , { RA , RS , RB , MB6 } } ,
{ "rldcr" , MDS ( 30 , 9 , 0 ), MDS_MASK , PPC64 , { RA , RS , RB , ME6 } } ,
{ "rldcr." , MDS ( 30 , 9 , 1 ), MDS_MASK , PPC64 , { RA , RS , RB , ME6 } } ,
{ "cmpw" , XOPL ( 31 , 0 , 0 ), XCMPL_MASK , PPCCOM , { OBF , RA , RB } } ,
{ "cmpd" , XOPL ( 31 , 0 , 1 ), XCMPL_MASK , PPC64 , { OBF , RA , RB } } ,
3394
{ "cmp" , X ( 31 , 0 ), XCMP_MASK , PPC , { BF , L , RA , RB } } ,
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
{ "cmp" , X ( 31 , 0 ), XCMPL_MASK , PWRCOM , { BF , RA , RB } } ,
{ "twlgt" , XTO ( 31 , 4 , TOLGT ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tlgt" , XTO ( 31 , 4 , TOLGT ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twllt" , XTO ( 31 , 4 , TOLLT ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tllt" , XTO ( 31 , 4 , TOLLT ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "tweq" , XTO ( 31 , 4 , TOEQ ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "teq" , XTO ( 31 , 4 , TOEQ ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twlge" , XTO ( 31 , 4 , TOLGE ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tlge" , XTO ( 31 , 4 , TOLGE ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twlnl" , XTO ( 31 , 4 , TOLNL ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tlnl" , XTO ( 31 , 4 , TOLNL ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twlle" , XTO ( 31 , 4 , TOLLE ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tlle" , XTO ( 31 , 4 , TOLLE ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twlng" , XTO ( 31 , 4 , TOLNG ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tlng" , XTO ( 31 , 4 , TOLNG ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twgt" , XTO ( 31 , 4 , TOGT ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tgt" , XTO ( 31 , 4 , TOGT ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twge" , XTO ( 31 , 4 , TOGE ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tge" , XTO ( 31 , 4 , TOGE ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twnl" , XTO ( 31 , 4 , TONL ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tnl" , XTO ( 31 , 4 , TONL ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twlt" , XTO ( 31 , 4 , TOLT ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tlt" , XTO ( 31 , 4 , TOLT ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twle" , XTO ( 31 , 4 , TOLE ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tle" , XTO ( 31 , 4 , TOLE ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twng" , XTO ( 31 , 4 , TONG ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tng" , XTO ( 31 , 4 , TONG ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "twne" , XTO ( 31 , 4 , TONE ), XTO_MASK , PPCCOM , { RA , RB } } ,
{ "tne" , XTO ( 31 , 4 , TONE ), XTO_MASK , PWRCOM , { RA , RB } } ,
{ "trap" , XTO ( 31 , 4 , TOU ), 0xffffffff , PPCCOM , { 0 } } ,
{ "tw" , X ( 31 , 4 ), X_MASK , PPCCOM , { TO , RA , RB } } ,
{ "t" , X ( 31 , 4 ), X_MASK , PWRCOM , { TO , RA , RB } } ,
{ "subfc" , XO ( 31 , 8 , 0 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sf" , XO ( 31 , 8 , 0 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
3431
{ "subc" , XO ( 31 , 8 , 0 , 0 ), XO_MASK , PPC , { RT , RB , RA } } ,
3432
3433
3434
3435
3436
{ "subfc." , XO ( 31 , 8 , 0 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sf." , XO ( 31 , 8 , 0 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "subc." , XO ( 31 , 8 , 0 , 1 ), XO_MASK , PPCCOM , { RT , RB , RA } } ,
{ "subfco" , XO ( 31 , 8 , 1 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sfo" , XO ( 31 , 8 , 1 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
3437
{ "subco" , XO ( 31 , 8 , 1 , 0 ), XO_MASK , PPC , { RT , RB , RA } } ,
3438
3439
{ "subfco." , XO ( 31 , 8 , 1 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sfo." , XO ( 31 , 8 , 1 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
3440
3441
{ "subco." , XO ( 31 , 8 , 1 , 1 ), XO_MASK , PPC , { RT , RB , RA } } ,
3442
3443
{ "mulhdu" , XO ( 31 , 9 , 0 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "mulhdu." , XO ( 31 , 9 , 0 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
3444
3445
3446
3447
3448
3449
3450
3451
3452
{ "addc" , XO ( 31 , 10 , 0 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "a" , XO ( 31 , 10 , 0 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "addc." , XO ( 31 , 10 , 0 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "a." , XO ( 31 , 10 , 0 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "addco" , XO ( 31 , 10 , 1 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "ao" , XO ( 31 , 10 , 1 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "addco." , XO ( 31 , 10 , 1 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "ao." , XO ( 31 , 10 , 1 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
3453
3454
3455
3456
{ "mulhwu" , XO ( 31 , 11 , 0 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "mulhwu." , XO ( 31 , 11 , 0 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
3457
3458
3459
3460
3461
3462
{ "isellt" , X ( 31 , 15 ), X_MASK , PPCISEL , { RT , RA , RB } } ,
{ "iselgt" , X ( 31 , 47 ), X_MASK , PPCISEL , { RT , RA , RB } } ,
{ "iseleq" , X ( 31 , 79 ), X_MASK , PPCISEL , { RT , RA , RB } } ,
{ "isel" , XISEL ( 31 , 15 ), XISEL_MASK , PPCISEL , { RT , RA , RB , CRB } } ,
{ "mfocrf" , XFXM ( 31 , 19 , 0 , 1 ), XFXFXM_MASK , COM , { RT , FXM } } ,
3463
{ "mfcr" , X ( 31 , 19 ), XRARB_MASK , NOPOWER4 | COM , { RT } } ,
3464
3465
{ "mfcr" , X ( 31 , 19 ), XFXFXM_MASK , POWER4 , { RT , FXM4 } } ,
3466
{ "lwarx" , X ( 31 , 20 ), XEH_MASK , PPC , { RT , RA0 , RB , EH } } ,
3467
3468
3469
3470
3471
{ "ldx" , X ( 31 , 21 ), X_MASK , PPC64 , { RT , RA0 , RB } } ,
{ "icbt" , X ( 31 , 22 ), X_MASK , BOOKE | PPCE300 , { CT , RA , RB } } ,
{ "icbt" , X ( 31 , 262 ), XRT_MASK , PPC403 , { RA , RB } } ,
3472
3473
3474
{ "lwzx" , X ( 31 , 23 ), X_MASK , PPCCOM , { RT , RA0 , RB } } ,
{ "lx" , X ( 31 , 23 ), X_MASK , PWRCOM , { RT , RA , RB } } ,
3475
3476
3477
3478
3479
{ "slw" , XRC ( 31 , 24 , 0 ), X_MASK , PPCCOM , { RA , RS , RB } } ,
{ "sl" , XRC ( 31 , 24 , 0 ), X_MASK , PWRCOM , { RA , RS , RB } } ,
{ "slw." , XRC ( 31 , 24 , 1 ), X_MASK , PPCCOM , { RA , RS , RB } } ,
{ "sl." , XRC ( 31 , 24 , 1 ), X_MASK , PWRCOM , { RA , RS , RB } } ,
3480
3481
3482
3483
3484
{ "cntlzw" , XRC ( 31 , 26 , 0 ), XRB_MASK , PPCCOM , { RA , RS } } ,
{ "cntlz" , XRC ( 31 , 26 , 0 ), XRB_MASK , PWRCOM , { RA , RS } } ,
{ "cntlzw." , XRC ( 31 , 26 , 1 ), XRB_MASK , PPCCOM , { RA , RS } } ,
{ "cntlz." , XRC ( 31 , 26 , 1 ), XRB_MASK , PWRCOM , { RA , RS } } ,
3485
3486
3487
{ "sld" , XRC ( 31 , 27 , 0 ), X_MASK , PPC64 , { RA , RS , RB } } ,
{ "sld." , XRC ( 31 , 27 , 1 ), X_MASK , PPC64 , { RA , RS , RB } } ,
3488
3489
3490
{ "and" , XRC ( 31 , 28 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "and." , XRC ( 31 , 28 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
3491
3492
3493
{ "maskg" , XRC ( 31 , 29 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "maskg." , XRC ( 31 , 29 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
3494
3495
{ "icbte" , X ( 31 , 30 ), X_MASK , BOOKE64 , { CT , RA , RB } } ,
3496
3497
{ "lwzxe" , X ( 31 , 31 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
3498
3499
3500
3501
3502
{ "cmplw" , XOPL ( 31 , 32 , 0 ), XCMPL_MASK , PPCCOM , { OBF , RA , RB } } ,
{ "cmpld" , XOPL ( 31 , 32 , 1 ), XCMPL_MASK , PPC64 , { OBF , RA , RB } } ,
{ "cmpl" , X ( 31 , 32 ), XCMP_MASK , PPC , { BF , L , RA , RB } } ,
{ "cmpl" , X ( 31 , 32 ), XCMPL_MASK , PWRCOM , { BF , RA , RB } } ,
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
{ "subf" , XO ( 31 , 40 , 0 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "sub" , XO ( 31 , 40 , 0 , 0 ), XO_MASK , PPC , { RT , RB , RA } } ,
{ "subf." , XO ( 31 , 40 , 0 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "sub." , XO ( 31 , 40 , 0 , 1 ), XO_MASK , PPC , { RT , RB , RA } } ,
{ "subfo" , XO ( 31 , 40 , 1 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "subo" , XO ( 31 , 40 , 1 , 0 ), XO_MASK , PPC , { RT , RB , RA } } ,
{ "subfo." , XO ( 31 , 40 , 1 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "subo." , XO ( 31 , 40 , 1 , 1 ), XO_MASK , PPC , { RT , RB , RA } } ,
3513
{ "ldux" , X ( 31 , 53 ), X_MASK , PPC64 , { RT , RAL , RB } } ,
3514
3515
3516
{ "dcbst" , X ( 31 , 54 ), XRT_MASK , PPC , { RA , RB } } ,
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
{ "lwzux" , X ( 31 , 55 ), X_MASK , PPCCOM , { RT , RAL , RB } } ,
{ "lux" , X ( 31 , 55 ), X_MASK , PWRCOM , { RT , RA , RB } } ,
{ "dcbste" , X ( 31 , 62 ), XRT_MASK , BOOKE64 , { RA , RB } } ,
{ "lwzuxe" , X ( 31 , 63 ), X_MASK , BOOKE64 , { RT , RAL , RB } } ,
{ "cntlzd" , XRC ( 31 , 58 , 0 ), XRB_MASK , PPC64 , { RA , RS } } ,
{ "cntlzd." , XRC ( 31 , 58 , 1 ), XRB_MASK , PPC64 , { RA , RS } } ,
{ "andc" , XRC ( 31 , 60 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "andc." , XRC ( 31 , 60 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
{ "tdlgt" , XTO ( 31 , 68 , TOLGT ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdllt" , XTO ( 31 , 68 , TOLLT ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdeq" , XTO ( 31 , 68 , TOEQ ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdlge" , XTO ( 31 , 68 , TOLGE ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdlnl" , XTO ( 31 , 68 , TOLNL ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdlle" , XTO ( 31 , 68 , TOLLE ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdlng" , XTO ( 31 , 68 , TOLNG ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdgt" , XTO ( 31 , 68 , TOGT ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdge" , XTO ( 31 , 68 , TOGE ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdnl" , XTO ( 31 , 68 , TONL ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdlt" , XTO ( 31 , 68 , TOLT ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdle" , XTO ( 31 , 68 , TOLE ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdng" , XTO ( 31 , 68 , TONG ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "tdne" , XTO ( 31 , 68 , TONE ), XTO_MASK , PPC64 , { RA , RB } } ,
{ "td" , X ( 31 , 68 ), X_MASK , PPC64 , { TO , RA , RB } } ,
{ "mulhd" , XO ( 31 , 73 , 0 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "mulhd." , XO ( 31 , 73 , 0 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
3548
3549
3550
3551
{ "mulhw" , XO ( 31 , 75 , 0 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "mulhw." , XO ( 31 , 75 , 0 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
3552
3553
{ "dlmzb" , XRC ( 31 , 78 , 0 ), X_MASK , PPC403 | PPC440 , { RA , RS , RB } } ,
{ "dlmzb." , XRC ( 31 , 78 , 1 ), X_MASK , PPC403 | PPC440 , { RA , RS , RB } } ,
3554
3555
3556
3557
3558
{ "mtsrd" , X ( 31 , 82 ), XRB_MASK | ( 1 << 20 ), PPC64 , { SR , RS } } ,
{ "mfmsr" , X ( 31 , 83 ), XRARB_MASK , COM , { RT } } ,
3559
{ "ldarx" , X ( 31 , 84 ), XEH_MASK , PPC64 , { RT , RA0 , RB , EH } } ,
3560
3561
3562
{ "dcbfl" , XOPL ( 31 , 86 , 1 ), XRT_MASK , POWER5 , { RA , RB } } ,
{ "dcbf" , X ( 31 , 86 ), XLRT_MASK , PPC , { RA , RB , L } } ,
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
{ "lbzx" , X ( 31 , 87 ), X_MASK , COM , { RT , RA0 , RB } } ,
{ "dcbfe" , X ( 31 , 94 ), XRT_MASK , BOOKE64 , { RA , RB } } ,
{ "lbzxe" , X ( 31 , 95 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
{ "neg" , XO ( 31 , 104 , 0 , 0 ), XORB_MASK , COM , { RT , RA } } ,
{ "neg." , XO ( 31 , 104 , 0 , 1 ), XORB_MASK , COM , { RT , RA } } ,
{ "nego" , XO ( 31 , 104 , 1 , 0 ), XORB_MASK , COM , { RT , RA } } ,
{ "nego." , XO ( 31 , 104 , 1 , 1 ), XORB_MASK , COM , { RT , RA } } ,
{ "mul" , XO ( 31 , 107 , 0 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "mul." , XO ( 31 , 107 , 0 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "mulo" , XO ( 31 , 107 , 1 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "mulo." , XO ( 31 , 107 , 1 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "mtsrdin" , X ( 31 , 114 ), XRA_MASK , PPC64 , { RS , RB } } ,
{ "clf" , X ( 31 , 118 ), XTO_MASK , POWER , { RA , RB } } ,
{ "lbzux" , X ( 31 , 119 ), X_MASK , COM , { RT , RAL , RB } } ,
{ "popcntb" , X ( 31 , 122 ), XRB_MASK , POWER5 , { RA , RS } } ,
{ "not" , XRC ( 31 , 124 , 0 ), X_MASK , COM , { RA , RS , RBS } } ,
{ "nor" , XRC ( 31 , 124 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "not." , XRC ( 31 , 124 , 1 ), X_MASK , COM , { RA , RS , RBS } } ,
{ "nor." , XRC ( 31 , 124 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
{ "lwarxe" , X ( 31 , 126 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
{ "lbzuxe" , X ( 31 , 127 ), X_MASK , BOOKE64 , { RT , RAL , RB } } ,
{ "wrtee" , X ( 31 , 131 ), XRARB_MASK , PPC403 | BOOKE , { RS } } ,
{ "dcbtstls" , X ( 31 , 134 ), X_MASK , PPCCHLK , { CT , RA , RB }} ,
{ "subfe" , XO ( 31 , 136 , 0 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sfe" , XO ( 31 , 136 , 0 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "subfe." , XO ( 31 , 136 , 0 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sfe." , XO ( 31 , 136 , 0 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "subfeo" , XO ( 31 , 136 , 1 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sfeo" , XO ( 31 , 136 , 1 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "subfeo." , XO ( 31 , 136 , 1 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "sfeo." , XO ( 31 , 136 , 1 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "adde" , XO ( 31 , 138 , 0 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "ae" , XO ( 31 , 138 , 0 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "adde." , XO ( 31 , 138 , 0 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "ae." , XO ( 31 , 138 , 0 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "addeo" , XO ( 31 , 138 , 1 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "aeo" , XO ( 31 , 138 , 1 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "addeo." , XO ( 31 , 138 , 1 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "aeo." , XO ( 31 , 138 , 1 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "dcbtstlse" , X ( 31 , 142 ), X_MASK , PPCCHLK64 , { CT , RA , RB }} ,
{ "mtocrf" , XFXM ( 31 , 144 , 0 , 1 ), XFXFXM_MASK , COM , { FXM , RS } } ,
{ "mtcr" , XFXM ( 31 , 144 , 0xff , 0 ), XRARB_MASK , COM , { RS }} ,
{ "mtcrf" , X ( 31 , 144 ), XFXFXM_MASK , COM , { FXM , RS } } ,
{ "mtmsr" , X ( 31 , 146 ), XRARB_MASK , COM , { RS } } ,
{ "stdx" , X ( 31 , 149 ), X_MASK , PPC64 , { RS , RA0 , RB } } ,
{ "stwcx." , XRC ( 31 , 150 , 1 ), X_MASK , PPC , { RS , RA0 , RB } } ,
{ "stwx" , X ( 31 , 151 ), X_MASK , PPCCOM , { RS , RA0 , RB } } ,
{ "stx" , X ( 31 , 151 ), X_MASK , PWRCOM , { RS , RA , RB } } ,
{ "stwcxe." , XRC ( 31 , 158 , 1 ), X_MASK , BOOKE64 , { RS , RA0 , RB } } ,
{ "stwxe" , X ( 31 , 159 ), X_MASK , BOOKE64 , { RS , RA0 , RB } } ,
3637
3638
3639
{ "slq" , XRC ( 31 , 152 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "slq." , XRC ( 31 , 152 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
3640
3641
3642
{ "sle" , XRC ( 31 , 153 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "sle." , XRC ( 31 , 153 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
3643
3644
3645
{ "prtyw" , X ( 31 , 154 ), XRB_MASK , POWER6 , { RA , RS } } ,
3646
{ "wrteei" , X ( 31 , 163 ), XE_MASK , PPC403 | BOOKE , { E } } ,
3647
3648
3649
{ "dcbtls" , X ( 31 , 166 ), X_MASK , PPCCHLK , { CT , RA , RB }} ,
{ "dcbtlse" , X ( 31 , 174 ), X_MASK , PPCCHLK64 , { CT , RA , RB }} ,
3650
3651
{ "mtmsrd" , X ( 31 , 178 ), XRLARB_MASK , PPC64 , { RS , A_L } } ,
3652
3653
{ "stdux" , X ( 31 , 181 ), X_MASK , PPC64 , { RS , RAS , RB } } ,
3654
3655
3656
{ "stwux" , X ( 31 , 183 ), X_MASK , PPCCOM , { RS , RAS , RB } } ,
{ "stux" , X ( 31 , 183 ), X_MASK , PWRCOM , { RS , RA0 , RB } } ,
3657
3658
3659
{ "sliq" , XRC ( 31 , 184 , 0 ), X_MASK , M601 , { RA , RS , SH } } ,
{ "sliq." , XRC ( 31 , 184 , 1 ), X_MASK , M601 , { RA , RS , SH } } ,
3660
3661
3662
{ "prtyd" , X ( 31 , 186 ), XRB_MASK , POWER6 , { RA , RS } } ,
3663
{ "stwuxe" , X ( 31 , 191 ), X_MASK , BOOKE64 , { RS , RAS , RB } } ,
3664
3665
3666
3667
3668
3669
3670
3671
3672
{ "subfze" , XO ( 31 , 200 , 0 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfze" , XO ( 31 , 200 , 0 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "subfze." , XO ( 31 , 200 , 0 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfze." , XO ( 31 , 200 , 0 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "subfzeo" , XO ( 31 , 200 , 1 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfzeo" , XO ( 31 , 200 , 1 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "subfzeo." , XO ( 31 , 200 , 1 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfzeo." , XO ( 31 , 200 , 1 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
3673
3674
3675
3676
3677
3678
3679
3680
3681
{ "addze" , XO ( 31 , 202 , 0 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "aze" , XO ( 31 , 202 , 0 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "addze." , XO ( 31 , 202 , 0 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "aze." , XO ( 31 , 202 , 0 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "addzeo" , XO ( 31 , 202 , 1 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "azeo" , XO ( 31 , 202 , 1 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "addzeo." , XO ( 31 , 202 , 1 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "azeo." , XO ( 31 , 202 , 1 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
3682
3683
{ "mtsr" , X ( 31 , 210 ), XRB_MASK | ( 1 << 20 ), COM32 , { SR , RS } } ,
3684
3685
{ "stdcx." , XRC ( 31 , 214 , 1 ), X_MASK , PPC64 , { RS , RA0 , RB } } ,
3686
3687
{ "stbx" , X ( 31 , 215 ), X_MASK , COM , { RS , RA0 , RB } } ,
3688
3689
3690
{ "sllq" , XRC ( 31 , 216 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "sllq." , XRC ( 31 , 216 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
3691
3692
3693
{ "sleq" , XRC ( 31 , 217 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "sleq." , XRC ( 31 , 217 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
3694
3695
{ "stbxe" , X ( 31 , 223 ), X_MASK , BOOKE64 , { RS , RA0 , RB } } ,
3696
3697
{ "icblc" , X ( 31 , 230 ), X_MASK , PPCCHLK , { CT , RA , RB }} ,
3698
3699
3700
3701
3702
3703
3704
3705
3706
{ "subfme" , XO ( 31 , 232 , 0 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfme" , XO ( 31 , 232 , 0 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "subfme." , XO ( 31 , 232 , 0 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfme." , XO ( 31 , 232 , 0 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "subfmeo" , XO ( 31 , 232 , 1 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfmeo" , XO ( 31 , 232 , 1 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "subfmeo." , XO ( 31 , 232 , 1 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "sfmeo." , XO ( 31 , 232 , 1 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
3707
3708
3709
3710
3711
{ "mulld" , XO ( 31 , 233 , 0 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "mulld." , XO ( 31 , 233 , 0 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "mulldo" , XO ( 31 , 233 , 1 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "mulldo." , XO ( 31 , 233 , 1 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
3712
3713
3714
3715
3716
3717
3718
3719
3720
{ "addme" , XO ( 31 , 234 , 0 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "ame" , XO ( 31 , 234 , 0 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "addme." , XO ( 31 , 234 , 0 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "ame." , XO ( 31 , 234 , 0 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "addmeo" , XO ( 31 , 234 , 1 , 0 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "ameo" , XO ( 31 , 234 , 1 , 0 ), XORB_MASK , PWRCOM , { RT , RA } } ,
{ "addmeo." , XO ( 31 , 234 , 1 , 1 ), XORB_MASK , PPCCOM , { RT , RA } } ,
{ "ameo." , XO ( 31 , 234 , 1 , 1 ), XORB_MASK , PWRCOM , { RT , RA } } ,
3721
3722
3723
3724
3725
3726
3727
3728
3729
{ "mullw" , XO ( 31 , 235 , 0 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "muls" , XO ( 31 , 235 , 0 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "mullw." , XO ( 31 , 235 , 0 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "muls." , XO ( 31 , 235 , 0 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "mullwo" , XO ( 31 , 235 , 1 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "mulso" , XO ( 31 , 235 , 1 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "mullwo." , XO ( 31 , 235 , 1 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "mulso." , XO ( 31 , 235 , 1 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
3730
3731
3732
3733
{ "icblce" , X ( 31 , 238 ), X_MASK , PPCCHLK64 , { CT , RA , RB }} ,
{ "mtsrin" , X ( 31 , 242 ), XRA_MASK , PPC32 , { RS , RB } } ,
{ "mtsri" , X ( 31 , 242 ), XRA_MASK , POWER32 , { RS , RB } } ,
3734
3735
{ "dcbtst" , X ( 31 , 246 ), X_MASK , PPC , { CT , RA , RB } } ,
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
{ "stbux" , X ( 31 , 247 ), X_MASK , COM , { RS , RAS , RB } } ,
{ "slliq" , XRC ( 31 , 248 , 0 ), X_MASK , M601 , { RA , RS , SH } } ,
{ "slliq." , XRC ( 31 , 248 , 1 ), X_MASK , M601 , { RA , RS , SH } } ,
{ "dcbtste" , X ( 31 , 253 ), X_MASK , BOOKE64 , { CT , RA , RB } } ,
{ "stbuxe" , X ( 31 , 255 ), X_MASK , BOOKE64 , { RS , RAS , RB } } ,
{ "mfdcrx" , X ( 31 , 259 ), X_MASK , BOOKE , { RS , RA } } ,
{ "doz" , XO ( 31 , 264 , 0 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "doz." , XO ( 31 , 264 , 0 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "dozo" , XO ( 31 , 264 , 1 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "dozo." , XO ( 31 , 264 , 1 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "add" , XO ( 31 , 266 , 0 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "cax" , XO ( 31 , 266 , 0 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "add." , XO ( 31 , 266 , 0 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "cax." , XO ( 31 , 266 , 0 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "addo" , XO ( 31 , 266 , 1 , 0 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "caxo" , XO ( 31 , 266 , 1 , 0 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "addo." , XO ( 31 , 266 , 1 , 1 ), XO_MASK , PPCCOM , { RT , RA , RB } } ,
{ "caxo." , XO ( 31 , 266 , 1 , 1 ), XO_MASK , PWRCOM , { RT , RA , RB } } ,
{ "tlbiel" , X ( 31 , 274 ), XRTLRA_MASK , POWER4 , { RB , L } } ,
{ "mfapidi" , X ( 31 , 275 ), X_MASK , BOOKE , { RT , RA } } ,
{ "lscbx" , XRC ( 31 , 277 , 0 ), X_MASK , M601 , { RT , RA , RB } } ,
{ "lscbx." , XRC ( 31 , 277 , 1 ), X_MASK , M601 , { RT , RA , RB } } ,
3769
{ "dcbt" , X ( 31 , 278 ), X_MASK , PPC , { CT , RA , RB } } ,
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
{ "lhzx" , X ( 31 , 279 ), X_MASK , COM , { RT , RA0 , RB } } ,
{ "eqv" , XRC ( 31 , 284 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "eqv." , XRC ( 31 , 284 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
{ "dcbte" , X ( 31 , 286 ), X_MASK , BOOKE64 , { CT , RA , RB } } ,
{ "lhzxe" , X ( 31 , 287 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
{ "tlbie" , X ( 31 , 306 ), XRTLRA_MASK , PPC , { RB , L } } ,
{ "tlbi" , X ( 31 , 306 ), XRT_MASK , POWER , { RA0 , RB } } ,
3782
3783
3784
{ "eciwx" , X ( 31 , 310 ), X_MASK , PPC , { RT , RA , RB } } ,
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
{ "lhzux" , X ( 31 , 311 ), X_MASK , COM , { RT , RAL , RB } } ,
{ "xor" , XRC ( 31 , 316 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "xor." , XRC ( 31 , 316 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
{ "lhzuxe" , X ( 31 , 319 ), X_MASK , BOOKE64 , { RT , RAL , RB } } ,
{ "mfexisr" , XSPR ( 31 , 323 , 64 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfexier" , XSPR ( 31 , 323 , 66 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr0" , XSPR ( 31 , 323 , 128 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr1" , XSPR ( 31 , 323 , 129 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr2" , XSPR ( 31 , 323 , 130 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr3" , XSPR ( 31 , 323 , 131 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr4" , XSPR ( 31 , 323 , 132 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr5" , XSPR ( 31 , 323 , 133 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr6" , XSPR ( 31 , 323 , 134 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbr7" , XSPR ( 31 , 323 , 135 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbear" , XSPR ( 31 , 323 , 144 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfbesr" , XSPR ( 31 , 323 , 145 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfiocr" , XSPR ( 31 , 323 , 160 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacr0" , XSPR ( 31 , 323 , 192 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmact0" , XSPR ( 31 , 323 , 193 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmada0" , XSPR ( 31 , 323 , 194 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmasa0" , XSPR ( 31 , 323 , 195 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacc0" , XSPR ( 31 , 323 , 196 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacr1" , XSPR ( 31 , 323 , 200 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmact1" , XSPR ( 31 , 323 , 201 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmada1" , XSPR ( 31 , 323 , 202 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmasa1" , XSPR ( 31 , 323 , 203 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacc1" , XSPR ( 31 , 323 , 204 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacr2" , XSPR ( 31 , 323 , 208 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmact2" , XSPR ( 31 , 323 , 209 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmada2" , XSPR ( 31 , 323 , 210 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmasa2" , XSPR ( 31 , 323 , 211 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacc2" , XSPR ( 31 , 323 , 212 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacr3" , XSPR ( 31 , 323 , 216 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmact3" , XSPR ( 31 , 323 , 217 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmada3" , XSPR ( 31 , 323 , 218 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmasa3" , XSPR ( 31 , 323 , 219 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmacc3" , XSPR ( 31 , 323 , 220 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdmasr" , XSPR ( 31 , 323 , 224 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdcr" , X ( 31 , 323 ), X_MASK , PPC403 | BOOKE , { RT , SPR } } ,
{ "div" , XO ( 31 , 331 , 0 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "div." , XO ( 31 , 331 , 0 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "divo" , XO ( 31 , 331 , 1 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "divo." , XO ( 31 , 331 , 1 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "mfpmr" , X ( 31 , 334 ), X_MASK , PPCPMR , { RT , PMR }} ,
{ "mfmq" , XSPR ( 31 , 339 , 0 ), XSPR_MASK , M601 , { RT } } ,
{ "mfxer" , XSPR ( 31 , 339 , 1 ), XSPR_MASK , COM , { RT } } ,
{ "mfrtcu" , XSPR ( 31 , 339 , 4 ), XSPR_MASK , COM , { RT } } ,
{ "mfrtcl" , XSPR ( 31 , 339 , 5 ), XSPR_MASK , COM , { RT } } ,
{ "mfdec" , XSPR ( 31 , 339 , 6 ), XSPR_MASK , MFDEC1 , { RT } } ,
{ "mfdec" , XSPR ( 31 , 339 , 22 ), XSPR_MASK , MFDEC2 , { RT } } ,
{ "mflr" , XSPR ( 31 , 339 , 8 ), XSPR_MASK , COM , { RT } } ,
{ "mfctr" , XSPR ( 31 , 339 , 9 ), XSPR_MASK , COM , { RT } } ,
{ "mftid" , XSPR ( 31 , 339 , 17 ), XSPR_MASK , POWER , { RT } } ,
{ "mfdsisr" , XSPR ( 31 , 339 , 18 ), XSPR_MASK , COM , { RT } } ,
{ "mfdar" , XSPR ( 31 , 339 , 19 ), XSPR_MASK , COM , { RT } } ,
{ "mfsdr0" , XSPR ( 31 , 339 , 24 ), XSPR_MASK , POWER , { RT } } ,
{ "mfsdr1" , XSPR ( 31 , 339 , 25 ), XSPR_MASK , COM , { RT } } ,
{ "mfsrr0" , XSPR ( 31 , 339 , 26 ), XSPR_MASK , COM , { RT } } ,
{ "mfsrr1" , XSPR ( 31 , 339 , 27 ), XSPR_MASK , COM , { RT } } ,
3850
{ "mfcfar" , XSPR ( 31 , 339 , 28 ), XSPR_MASK , POWER6 , { RT } } ,
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
{ "mfpid" , XSPR ( 31 , 339 , 48 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfpid" , XSPR ( 31 , 339 , 945 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfcsrr0" , XSPR ( 31 , 339 , 58 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfcsrr1" , XSPR ( 31 , 339 , 59 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdear" , XSPR ( 31 , 339 , 61 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdear" , XSPR ( 31 , 339 , 981 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfesr" , XSPR ( 31 , 339 , 62 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfesr" , XSPR ( 31 , 339 , 980 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfivpr" , XSPR ( 31 , 339 , 63 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfcmpa" , XSPR ( 31 , 339 , 144 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcmpb" , XSPR ( 31 , 339 , 145 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcmpc" , XSPR ( 31 , 339 , 146 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcmpd" , XSPR ( 31 , 339 , 147 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mficr" , XSPR ( 31 , 339 , 148 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfder" , XSPR ( 31 , 339 , 149 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcounta" , XSPR ( 31 , 339 , 150 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcountb" , XSPR ( 31 , 339 , 151 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcmpe" , XSPR ( 31 , 339 , 152 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcmpf" , XSPR ( 31 , 339 , 153 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcmpg" , XSPR ( 31 , 339 , 154 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfcmph" , XSPR ( 31 , 339 , 155 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mflctrl1" , XSPR ( 31 , 339 , 156 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mflctrl2" , XSPR ( 31 , 339 , 157 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfictrl" , XSPR ( 31 , 339 , 158 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfbar" , XSPR ( 31 , 339 , 159 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfvrsave" , XSPR ( 31 , 339 , 256 ), XSPR_MASK , PPCVEC , { RT } } ,
{ "mfusprg0" , XSPR ( 31 , 339 , 256 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mftb" , X ( 31 , 371 ), X_MASK , CLASSIC , { RT , TBR } } ,
{ "mftb" , XSPR ( 31 , 339 , 268 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mftbl" , XSPR ( 31 , 371 , 268 ), XSPR_MASK , CLASSIC , { RT } } ,
{ "mftbl" , XSPR ( 31 , 339 , 268 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mftbu" , XSPR ( 31 , 371 , 269 ), XSPR_MASK , CLASSIC , { RT } } ,
{ "mftbu" , XSPR ( 31 , 339 , 269 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfsprg" , XSPR ( 31 , 339 , 256 ), XSPRG_MASK , PPC , { RT , SPRG } } ,
{ "mfsprg0" , XSPR ( 31 , 339 , 272 ), XSPR_MASK , PPC , { RT } } ,
{ "mfsprg1" , XSPR ( 31 , 339 , 273 ), XSPR_MASK , PPC , { RT } } ,
{ "mfsprg2" , XSPR ( 31 , 339 , 274 ), XSPR_MASK , PPC , { RT } } ,
{ "mfsprg3" , XSPR ( 31 , 339 , 275 ), XSPR_MASK , PPC , { RT } } ,
{ "mfsprg4" , XSPR ( 31 , 339 , 260 ), XSPR_MASK , PPC405 | BOOKE , { RT } } ,
{ "mfsprg5" , XSPR ( 31 , 339 , 261 ), XSPR_MASK , PPC405 | BOOKE , { RT } } ,
{ "mfsprg6" , XSPR ( 31 , 339 , 262 ), XSPR_MASK , PPC405 | BOOKE , { RT } } ,
{ "mfsprg7" , XSPR ( 31 , 339 , 263 ), XSPR_MASK , PPC405 | BOOKE , { RT } } ,
{ "mfasr" , XSPR ( 31 , 339 , 280 ), XSPR_MASK , PPC64 , { RT } } ,
{ "mfear" , XSPR ( 31 , 339 , 282 ), XSPR_MASK , PPC , { RT } } ,
{ "mfpir" , XSPR ( 31 , 339 , 286 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfpvr" , XSPR ( 31 , 339 , 287 ), XSPR_MASK , PPC , { RT } } ,
{ "mfdbsr" , XSPR ( 31 , 339 , 304 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdbsr" , XSPR ( 31 , 339 , 1008 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdbcr0" , XSPR ( 31 , 339 , 308 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdbcr0" , XSPR ( 31 , 339 , 1010 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfdbcr1" , XSPR ( 31 , 339 , 309 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdbcr1" , XSPR ( 31 , 339 , 957 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfdbcr2" , XSPR ( 31 , 339 , 310 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfiac1" , XSPR ( 31 , 339 , 312 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfiac1" , XSPR ( 31 , 339 , 1012 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfiac2" , XSPR ( 31 , 339 , 313 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfiac2" , XSPR ( 31 , 339 , 1013 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfiac3" , XSPR ( 31 , 339 , 314 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfiac3" , XSPR ( 31 , 339 , 948 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfiac4" , XSPR ( 31 , 339 , 315 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfiac4" , XSPR ( 31 , 339 , 949 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfdac1" , XSPR ( 31 , 339 , 316 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdac1" , XSPR ( 31 , 339 , 1014 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdac2" , XSPR ( 31 , 339 , 317 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdac2" , XSPR ( 31 , 339 , 1015 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfdvc1" , XSPR ( 31 , 339 , 318 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdvc1" , XSPR ( 31 , 339 , 950 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfdvc2" , XSPR ( 31 , 339 , 319 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfdvc2" , XSPR ( 31 , 339 , 951 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mftsr" , XSPR ( 31 , 339 , 336 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mftsr" , XSPR ( 31 , 339 , 984 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mftcr" , XSPR ( 31 , 339 , 340 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mftcr" , XSPR ( 31 , 339 , 986 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfivor0" , XSPR ( 31 , 339 , 400 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor1" , XSPR ( 31 , 339 , 401 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor2" , XSPR ( 31 , 339 , 402 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor3" , XSPR ( 31 , 339 , 403 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor4" , XSPR ( 31 , 339 , 404 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor5" , XSPR ( 31 , 339 , 405 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor6" , XSPR ( 31 , 339 , 406 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor7" , XSPR ( 31 , 339 , 407 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor8" , XSPR ( 31 , 339 , 408 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor9" , XSPR ( 31 , 339 , 409 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor10" , XSPR ( 31 , 339 , 410 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor11" , XSPR ( 31 , 339 , 411 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor12" , XSPR ( 31 , 339 , 412 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor13" , XSPR ( 31 , 339 , 413 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor14" , XSPR ( 31 , 339 , 414 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfivor15" , XSPR ( 31 , 339 , 415 ), XSPR_MASK , BOOKE , { RT } } ,
{ "mfspefscr" , XSPR ( 31 , 339 , 512 ), XSPR_MASK , PPCSPE , { RT } } ,
{ "mfbbear" , XSPR ( 31 , 339 , 513 ), XSPR_MASK , PPCBRLK , { RT } } ,
{ "mfbbtar" , XSPR ( 31 , 339 , 514 ), XSPR_MASK , PPCBRLK , { RT } } ,
{ "mfivor32" , XSPR ( 31 , 339 , 528 ), XSPR_MASK , PPCSPE , { RT } } ,
{ "mfivor33" , XSPR ( 31 , 339 , 529 ), XSPR_MASK , PPCSPE , { RT } } ,
{ "mfivor34" , XSPR ( 31 , 339 , 530 ), XSPR_MASK , PPCSPE , { RT } } ,
{ "mfivor35" , XSPR ( 31 , 339 , 531 ), XSPR_MASK , PPCPMR , { RT } } ,
{ "mfibatu" , XSPR ( 31 , 339 , 528 ), XSPRBAT_MASK , PPC , { RT , SPRBAT } } ,
{ "mfibatl" , XSPR ( 31 , 339 , 529 ), XSPRBAT_MASK , PPC , { RT , SPRBAT } } ,
{ "mfdbatu" , XSPR ( 31 , 339 , 536 ), XSPRBAT_MASK , PPC , { RT , SPRBAT } } ,
{ "mfdbatl" , XSPR ( 31 , 339 , 537 ), XSPRBAT_MASK , PPC , { RT , SPRBAT } } ,
{ "mfic_cst" , XSPR ( 31 , 339 , 560 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfic_adr" , XSPR ( 31 , 339 , 561 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfic_dat" , XSPR ( 31 , 339 , 562 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfdc_cst" , XSPR ( 31 , 339 , 568 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfdc_adr" , XSPR ( 31 , 339 , 569 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmcsrr0" , XSPR ( 31 , 339 , 570 ), XSPR_MASK , PPCRFMCI , { RT } } ,
{ "mfdc_dat" , XSPR ( 31 , 339 , 570 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmcsrr1" , XSPR ( 31 , 339 , 571 ), XSPR_MASK , PPCRFMCI , { RT } } ,
{ "mfmcsr" , XSPR ( 31 , 339 , 572 ), XSPR_MASK , PPCRFMCI , { RT } } ,
{ "mfmcar" , XSPR ( 31 , 339 , 573 ), XSPR_MASK , PPCRFMCI , { RT } } ,
{ "mfdpdr" , XSPR ( 31 , 339 , 630 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfdpir" , XSPR ( 31 , 339 , 631 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfimmr" , XSPR ( 31 , 339 , 638 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_ctr" , XSPR ( 31 , 339 , 784 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_ap" , XSPR ( 31 , 339 , 786 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_epn" , XSPR ( 31 , 339 , 787 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_twc" , XSPR ( 31 , 339 , 789 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_rpn" , XSPR ( 31 , 339 , 790 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_ctr" , XSPR ( 31 , 339 , 792 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfm_casid" , XSPR ( 31 , 339 , 793 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_ap" , XSPR ( 31 , 339 , 794 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_epn" , XSPR ( 31 , 339 , 795 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_twb" , XSPR ( 31 , 339 , 796 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_twc" , XSPR ( 31 , 339 , 797 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_rpn" , XSPR ( 31 , 339 , 798 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfm_tw" , XSPR ( 31 , 339 , 799 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_dbcam" , XSPR ( 31 , 339 , 816 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_dbram0" , XSPR ( 31 , 339 , 817 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmi_dbram1" , XSPR ( 31 , 339 , 818 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_dbcam" , XSPR ( 31 , 339 , 824 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_dbram0" , XSPR ( 31 , 339 , 825 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfmd_dbram1" , XSPR ( 31 , 339 , 826 ), XSPR_MASK , PPC860 , { RT } } ,
{ "mfummcr0" , XSPR ( 31 , 339 , 936 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfupmc1" , XSPR ( 31 , 339 , 937 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfupmc2" , XSPR ( 31 , 339 , 938 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfusia" , XSPR ( 31 , 339 , 939 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfummcr1" , XSPR ( 31 , 339 , 940 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfupmc3" , XSPR ( 31 , 339 , 941 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfupmc4" , XSPR ( 31 , 339 , 942 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfzpr" , XSPR ( 31 , 339 , 944 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfccr0" , XSPR ( 31 , 339 , 947 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfmmcr0" , XSPR ( 31 , 339 , 952 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfpmc1" , XSPR ( 31 , 339 , 953 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfsgr" , XSPR ( 31 , 339 , 953 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfpmc2" , XSPR ( 31 , 339 , 954 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfdcwr" , XSPR ( 31 , 339 , 954 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfsia" , XSPR ( 31 , 339 , 955 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfsler" , XSPR ( 31 , 339 , 955 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfmmcr1" , XSPR ( 31 , 339 , 956 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfsu0r" , XSPR ( 31 , 339 , 956 ), XSPR_MASK , PPC405 , { RT } } ,
{ "mfpmc3" , XSPR ( 31 , 339 , 957 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfpmc4" , XSPR ( 31 , 339 , 958 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mficdbdr" , XSPR ( 31 , 339 , 979 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfevpr" , XSPR ( 31 , 339 , 982 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfcdbcr" , XSPR ( 31 , 339 , 983 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfpit" , XSPR ( 31 , 339 , 987 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mftbhi" , XSPR ( 31 , 339 , 988 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mftblo" , XSPR ( 31 , 339 , 989 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfsrr2" , XSPR ( 31 , 339 , 990 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfsrr3" , XSPR ( 31 , 339 , 991 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfl2cr" , XSPR ( 31 , 339 , 1017 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfdccr" , XSPR ( 31 , 339 , 1018 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mficcr" , XSPR ( 31 , 339 , 1019 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfictc" , XSPR ( 31 , 339 , 1019 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfpbl1" , XSPR ( 31 , 339 , 1020 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfthrm1" , XSPR ( 31 , 339 , 1020 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfpbu1" , XSPR ( 31 , 339 , 1021 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfthrm2" , XSPR ( 31 , 339 , 1021 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfpbl2" , XSPR ( 31 , 339 , 1022 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfthrm3" , XSPR ( 31 , 339 , 1022 ), XSPR_MASK , PPC750 , { RT } } ,
{ "mfpbu2" , XSPR ( 31 , 339 , 1023 ), XSPR_MASK , PPC403 , { RT } } ,
{ "mfspr" , X ( 31 , 339 ), X_MASK , COM , { RT , SPR } } ,
{ "lwax" , X ( 31 , 341 ), X_MASK , PPC64 , { RT , RA0 , RB } } ,
{ "dst" , XDSS ( 31 , 342 , 0 ), XDSS_MASK , PPCVEC , { RA , RB , STRM } } ,
{ "dstt" , XDSS ( 31 , 342 , 1 ), XDSS_MASK , PPCVEC , { RA , RB , STRM } } ,
{ "lhax" , X ( 31 , 343 ), X_MASK , COM , { RT , RA0 , RB } } ,
{ "lhaxe" , X ( 31 , 351 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
{ "dstst" , XDSS ( 31 , 374 , 0 ), XDSS_MASK , PPCVEC , { RA , RB , STRM } } ,
{ "dststt" , XDSS ( 31 , 374 , 1 ), XDSS_MASK , PPCVEC , { RA , RB , STRM } } ,
{ "dccci" , X ( 31 , 454 ), XRT_MASK , PPC403 | PPC440 , { RA , RB } } ,
{ "abs" , XO ( 31 , 360 , 0 , 0 ), XORB_MASK , M601 , { RT , RA } } ,
{ "abs." , XO ( 31 , 360 , 0 , 1 ), XORB_MASK , M601 , { RT , RA } } ,
{ "abso" , XO ( 31 , 360 , 1 , 0 ), XORB_MASK , M601 , { RT , RA } } ,
{ "abso." , XO ( 31 , 360 , 1 , 1 ), XORB_MASK , M601 , { RT , RA } } ,
{ "divs" , XO ( 31 , 363 , 0 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "divs." , XO ( 31 , 363 , 0 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "divso" , XO ( 31 , 363 , 1 , 0 ), XO_MASK , M601 , { RT , RA , RB } } ,
{ "divso." , XO ( 31 , 363 , 1 , 1 ), XO_MASK , M601 , { RT , RA , RB } } ,
4047
4048
4049
{ "tlbia" , X ( 31 , 370 ), 0xffffffff , PPC , { 0 } } ,
4050
4051
4052
4053
4054
4055
4056
4057
4058
{ "lwaux" , X ( 31 , 373 ), X_MASK , PPC64 , { RT , RAL , RB } } ,
{ "lhaux" , X ( 31 , 375 ), X_MASK , COM , { RT , RAL , RB } } ,
{ "lhauxe" , X ( 31 , 383 ), X_MASK , BOOKE64 , { RT , RAL , RB } } ,
{ "mtdcrx" , X ( 31 , 387 ), X_MASK , BOOKE , { RA , RS } } ,
{ "dcblc" , X ( 31 , 390 ), X_MASK , PPCCHLK , { CT , RA , RB }} ,
4059
4060
4061
{ "subfe64" , XO ( 31 , 392 , 0 , 0 ), XO_MASK , BOOKE64 , { RT , RA , RB } } ,
{ "subfe64o" , XO ( 31 , 392 , 1 , 0 ), XO_MASK , BOOKE64 , { RT , RA , RB } } ,
4062
4063
4064
{ "adde64" , XO ( 31 , 394 , 0 , 0 ), XO_MASK , BOOKE64 , { RT , RA , RB } } ,
{ "adde64o" , XO ( 31 , 394 , 1 , 0 ), XO_MASK , BOOKE64 , { RT , RA , RB } } ,
4065
4066
4067
4068
4069
4070
{ "dcblce" , X ( 31 , 398 ), X_MASK , PPCCHLK64 , { CT , RA , RB }} ,
{ "slbmte" , X ( 31 , 402 ), XRA_MASK , PPC64 , { RS , RB } } ,
{ "sthx" , X ( 31 , 407 ), X_MASK , COM , { RS , RA0 , RB } } ,
4071
4072
4073
{ "cmpb" , X ( 31 , 508 ), X_MASK , POWER6 , { RA , RS , RB } } ,
4074
4075
{ "lfqx" , X ( 31 , 791 ), X_MASK , POWER2 , { FRT , RA , RB } } ,
4076
4077
{ "lfdpx" , X ( 31 , 791 ), X_MASK , POWER6 , { FRT , RA , RB } } ,
4078
4079
4080
4081
{ "lfqux" , X ( 31 , 823 ), X_MASK , POWER2 , { FRT , RA , RB } } ,
{ "stfqx" , X ( 31 , 919 ), X_MASK , POWER2 , { FRS , RA , RB } } ,
4082
4083
{ "stfdpx" , X ( 31 , 919 ), X_MASK , POWER6 , { FRS , RA , RB } } ,
4084
4085
{ "stfqux" , X ( 31 , 951 ), X_MASK , POWER2 , { FRS , RA , RB } } ,
4086
4087
{ "orc" , XRC ( 31 , 412 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "orc." , XRC ( 31 , 412 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
4088
4089
4090
{ "sradi" , XS ( 31 , 413 , 0 ), XS_MASK , PPC64 , { RA , RS , SH6 } } ,
{ "sradi." , XS ( 31 , 413 , 1 ), XS_MASK , PPC64 , { RA , RS , SH6 } } ,
4091
4092
{ "sthxe" , X ( 31 , 415 ), X_MASK , BOOKE64 , { RS , RA0 , RB } } ,
4093
4094
{ "slbie" , X ( 31 , 434 ), XRTRA_MASK , PPC64 , { RB } } ,
4095
4096
{ "ecowx" , X ( 31 , 438 ), X_MASK , PPC , { RT , RA , RB } } ,
4097
4098
4099
4100
4101
{ "sthux" , X ( 31 , 439 ), X_MASK , COM , { RS , RAS , RB } } ,
{ "sthuxe" , X ( 31 , 447 ), X_MASK , BOOKE64 , { RS , RAS , RB } } ,
4102
4103
4104
4105
4106
4107
4108
{ "cctpl" , 0x7c210b78 , 0xffffffff , CELL , { 0 }} ,
{ "cctpm" , 0x7c421378 , 0xffffffff , CELL , { 0 }} ,
{ "cctph" , 0x7c631b78 , 0xffffffff , CELL , { 0 }} ,
{ "db8cyc" , 0x7f9ce378 , 0xffffffff , CELL , { 0 }} ,
{ "db10cyc" , 0x7fbdeb78 , 0xffffffff , CELL , { 0 }} ,
{ "db12cyc" , 0x7fdef378 , 0xffffffff , CELL , { 0 }} ,
{ "db16cyc" , 0x7ffffb78 , 0xffffffff , CELL , { 0 }} ,
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
{ "mr" , XRC ( 31 , 444 , 0 ), X_MASK , COM , { RA , RS , RBS } } ,
{ "or" , XRC ( 31 , 444 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "mr." , XRC ( 31 , 444 , 1 ), X_MASK , COM , { RA , RS , RBS } } ,
{ "or." , XRC ( 31 , 444 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
{ "mtexisr" , XSPR ( 31 , 451 , 64 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtexier" , XSPR ( 31 , 451 , 66 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr0" , XSPR ( 31 , 451 , 128 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr1" , XSPR ( 31 , 451 , 129 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr2" , XSPR ( 31 , 451 , 130 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr3" , XSPR ( 31 , 451 , 131 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr4" , XSPR ( 31 , 451 , 132 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr5" , XSPR ( 31 , 451 , 133 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr6" , XSPR ( 31 , 451 , 134 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbr7" , XSPR ( 31 , 451 , 135 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbear" , XSPR ( 31 , 451 , 144 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtbesr" , XSPR ( 31 , 451 , 145 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtiocr" , XSPR ( 31 , 451 , 160 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacr0" , XSPR ( 31 , 451 , 192 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmact0" , XSPR ( 31 , 451 , 193 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmada0" , XSPR ( 31 , 451 , 194 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmasa0" , XSPR ( 31 , 451 , 195 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacc0" , XSPR ( 31 , 451 , 196 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacr1" , XSPR ( 31 , 451 , 200 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmact1" , XSPR ( 31 , 451 , 201 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmada1" , XSPR ( 31 , 451 , 202 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmasa1" , XSPR ( 31 , 451 , 203 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacc1" , XSPR ( 31 , 451 , 204 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacr2" , XSPR ( 31 , 451 , 208 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmact2" , XSPR ( 31 , 451 , 209 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmada2" , XSPR ( 31 , 451 , 210 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmasa2" , XSPR ( 31 , 451 , 211 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacc2" , XSPR ( 31 , 451 , 212 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacr3" , XSPR ( 31 , 451 , 216 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmact3" , XSPR ( 31 , 451 , 217 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmada3" , XSPR ( 31 , 451 , 218 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmasa3" , XSPR ( 31 , 451 , 219 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmacc3" , XSPR ( 31 , 451 , 220 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdmasr" , XSPR ( 31 , 451 , 224 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdcr" , X ( 31 , 451 ), X_MASK , PPC403 | BOOKE , { SPR , RS } } ,
{ "subfze64" , XO ( 31 , 456 , 0 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
{ "subfze64o" , XO ( 31 , 456 , 1 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
{ "divdu" , XO ( 31 , 457 , 0 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "divdu." , XO ( 31 , 457 , 0 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "divduo" , XO ( 31 , 457 , 1 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "divduo." , XO ( 31 , 457 , 1 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "addze64" , XO ( 31 , 458 , 0 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
{ "addze64o" , XO ( 31 , 458 , 1 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
4160
4161
4162
4163
4164
4165
{ "divwu" , XO ( 31 , 459 , 0 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "divwu." , XO ( 31 , 459 , 0 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "divwuo" , XO ( 31 , 459 , 1 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "divwuo." , XO ( 31 , 459 , 1 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
{ "mtmq" , XSPR ( 31 , 467 , 0 ), XSPR_MASK , M601 , { RS } } ,
{ "mtxer" , XSPR ( 31 , 467 , 1 ), XSPR_MASK , COM , { RS } } ,
{ "mtlr" , XSPR ( 31 , 467 , 8 ), XSPR_MASK , COM , { RS } } ,
{ "mtctr" , XSPR ( 31 , 467 , 9 ), XSPR_MASK , COM , { RS } } ,
{ "mttid" , XSPR ( 31 , 467 , 17 ), XSPR_MASK , POWER , { RS } } ,
{ "mtdsisr" , XSPR ( 31 , 467 , 18 ), XSPR_MASK , COM , { RS } } ,
{ "mtdar" , XSPR ( 31 , 467 , 19 ), XSPR_MASK , COM , { RS } } ,
{ "mtrtcu" , XSPR ( 31 , 467 , 20 ), XSPR_MASK , COM , { RS } } ,
{ "mtrtcl" , XSPR ( 31 , 467 , 21 ), XSPR_MASK , COM , { RS } } ,
{ "mtdec" , XSPR ( 31 , 467 , 22 ), XSPR_MASK , COM , { RS } } ,
{ "mtsdr0" , XSPR ( 31 , 467 , 24 ), XSPR_MASK , POWER , { RS } } ,
{ "mtsdr1" , XSPR ( 31 , 467 , 25 ), XSPR_MASK , COM , { RS } } ,
{ "mtsrr0" , XSPR ( 31 , 467 , 26 ), XSPR_MASK , COM , { RS } } ,
{ "mtsrr1" , XSPR ( 31 , 467 , 27 ), XSPR_MASK , COM , { RS } } ,
4180
{ "mtcfar" , XSPR ( 31 , 467 , 28 ), XSPR_MASK , POWER6 , { RS } } ,
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
{ "mtpid" , XSPR ( 31 , 467 , 48 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtpid" , XSPR ( 31 , 467 , 945 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdecar" , XSPR ( 31 , 467 , 54 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtcsrr0" , XSPR ( 31 , 467 , 58 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtcsrr1" , XSPR ( 31 , 467 , 59 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdear" , XSPR ( 31 , 467 , 61 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdear" , XSPR ( 31 , 467 , 981 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtesr" , XSPR ( 31 , 467 , 62 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtesr" , XSPR ( 31 , 467 , 980 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtivpr" , XSPR ( 31 , 467 , 63 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtcmpa" , XSPR ( 31 , 467 , 144 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcmpb" , XSPR ( 31 , 467 , 145 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcmpc" , XSPR ( 31 , 467 , 146 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcmpd" , XSPR ( 31 , 467 , 147 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mticr" , XSPR ( 31 , 467 , 148 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtder" , XSPR ( 31 , 467 , 149 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcounta" , XSPR ( 31 , 467 , 150 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcountb" , XSPR ( 31 , 467 , 151 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcmpe" , XSPR ( 31 , 467 , 152 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcmpf" , XSPR ( 31 , 467 , 153 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcmpg" , XSPR ( 31 , 467 , 154 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtcmph" , XSPR ( 31 , 467 , 155 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtlctrl1" , XSPR ( 31 , 467 , 156 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtlctrl2" , XSPR ( 31 , 467 , 157 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtictrl" , XSPR ( 31 , 467 , 158 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtbar" , XSPR ( 31 , 467 , 159 ), XSPR_MASK , PPC860 , { RS } } ,
{ "mtvrsave" , XSPR ( 31 , 467 , 256 ), XSPR_MASK , PPCVEC , { RS } } ,
{ "mtusprg0" , XSPR ( 31 , 467 , 256 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtsprg" , XSPR ( 31 , 467 , 256 ), XSPRG_MASK , PPC , { SPRG , RS } } ,
{ "mtsprg0" , XSPR ( 31 , 467 , 272 ), XSPR_MASK , PPC , { RS } } ,
{ "mtsprg1" , XSPR ( 31 , 467 , 273 ), XSPR_MASK , PPC , { RS } } ,
{ "mtsprg2" , XSPR ( 31 , 467 , 274 ), XSPR_MASK , PPC , { RS } } ,
{ "mtsprg3" , XSPR ( 31 , 467 , 275 ), XSPR_MASK , PPC , { RS } } ,
{ "mtsprg4" , XSPR ( 31 , 467 , 276 ), XSPR_MASK , PPC405 | BOOKE , { RS } } ,
{ "mtsprg5" , XSPR ( 31 , 467 , 277 ), XSPR_MASK , PPC405 | BOOKE , { RS } } ,
{ "mtsprg6" , XSPR ( 31 , 467 , 278 ), XSPR_MASK , PPC405 | BOOKE , { RS } } ,
{ "mtsprg7" , XSPR ( 31 , 467 , 279 ), XSPR_MASK , PPC405 | BOOKE , { RS } } ,
{ "mtasr" , XSPR ( 31 , 467 , 280 ), XSPR_MASK , PPC64 , { RS } } ,
{ "mtear" , XSPR ( 31 , 467 , 282 ), XSPR_MASK , PPC , { RS } } ,
{ "mttbl" , XSPR ( 31 , 467 , 284 ), XSPR_MASK , PPC , { RS } } ,
{ "mttbu" , XSPR ( 31 , 467 , 285 ), XSPR_MASK , PPC , { RS } } ,
{ "mtdbsr" , XSPR ( 31 , 467 , 304 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdbsr" , XSPR ( 31 , 467 , 1008 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdbcr0" , XSPR ( 31 , 467 , 308 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdbcr0" , XSPR ( 31 , 467 , 1010 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtdbcr1" , XSPR ( 31 , 467 , 309 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdbcr1" , XSPR ( 31 , 467 , 957 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtdbcr2" , XSPR ( 31 , 467 , 310 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtiac1" , XSPR ( 31 , 467 , 312 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtiac1" , XSPR ( 31 , 467 , 1012 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtiac2" , XSPR ( 31 , 467 , 313 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtiac2" , XSPR ( 31 , 467 , 1013 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtiac3" , XSPR ( 31 , 467 , 314 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtiac3" , XSPR ( 31 , 467 , 948 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtiac4" , XSPR ( 31 , 467 , 315 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtiac4" , XSPR ( 31 , 467 , 949 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtdac1" , XSPR ( 31 , 467 , 316 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdac1" , XSPR ( 31 , 467 , 1014 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdac2" , XSPR ( 31 , 467 , 317 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdac2" , XSPR ( 31 , 467 , 1015 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtdvc1" , XSPR ( 31 , 467 , 318 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdvc1" , XSPR ( 31 , 467 , 950 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtdvc2" , XSPR ( 31 , 467 , 319 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtdvc2" , XSPR ( 31 , 467 , 951 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mttsr" , XSPR ( 31 , 467 , 336 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mttsr" , XSPR ( 31 , 467 , 984 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mttcr" , XSPR ( 31 , 467 , 340 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mttcr" , XSPR ( 31 , 467 , 986 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtivor0" , XSPR ( 31 , 467 , 400 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor1" , XSPR ( 31 , 467 , 401 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor2" , XSPR ( 31 , 467 , 402 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor3" , XSPR ( 31 , 467 , 403 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor4" , XSPR ( 31 , 467 , 404 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor5" , XSPR ( 31 , 467 , 405 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor6" , XSPR ( 31 , 467 , 406 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor7" , XSPR ( 31 , 467 , 407 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor8" , XSPR ( 31 , 467 , 408 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor9" , XSPR ( 31 , 467 , 409 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor10" , XSPR ( 31 , 467 , 410 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor11" , XSPR ( 31 , 467 , 411 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor12" , XSPR ( 31 , 467 , 412 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor13" , XSPR ( 31 , 467 , 413 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor14" , XSPR ( 31 , 467 , 414 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtivor15" , XSPR ( 31 , 467 , 415 ), XSPR_MASK , BOOKE , { RS } } ,
{ "mtspefscr" , XSPR ( 31 , 467 , 512 ), XSPR_MASK , PPCSPE , { RS } } ,
{ "mtbbear" , XSPR ( 31 , 467 , 513 ), XSPR_MASK , PPCBRLK , { RS } } ,
{ "mtbbtar" , XSPR ( 31 , 467 , 514 ), XSPR_MASK , PPCBRLK , { RS } } ,
{ "mtivor32" , XSPR ( 31 , 467 , 528 ), XSPR_MASK , PPCSPE , { RS } } ,
{ "mtivor33" , XSPR ( 31 , 467 , 529 ), XSPR_MASK , PPCSPE , { RS } } ,
{ "mtivor34" , XSPR ( 31 , 467 , 530 ), XSPR_MASK , PPCSPE , { RS } } ,
{ "mtivor35" , XSPR ( 31 , 467 , 531 ), XSPR_MASK , PPCPMR , { RS } } ,
{ "mtibatu" , XSPR ( 31 , 467 , 528 ), XSPRBAT_MASK , PPC , { SPRBAT , RS } } ,
{ "mtibatl" , XSPR ( 31 , 467 , 529 ), XSPRBAT_MASK , PPC , { SPRBAT , RS } } ,
{ "mtdbatu" , XSPR ( 31 , 467 , 536 ), XSPRBAT_MASK , PPC , { SPRBAT , RS } } ,
{ "mtdbatl" , XSPR ( 31 , 467 , 537 ), XSPRBAT_MASK , PPC , { SPRBAT , RS } } ,
{ "mtmcsrr0" , XSPR ( 31 , 467 , 570 ), XSPR_MASK , PPCRFMCI , { RS } } ,
{ "mtmcsrr1" , XSPR ( 31 , 467 , 571 ), XSPR_MASK , PPCRFMCI , { RS } } ,
{ "mtmcsr" , XSPR ( 31 , 467 , 572 ), XSPR_MASK , PPCRFMCI , { RS } } ,
{ "mtummcr0" , XSPR ( 31 , 467 , 936 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtupmc1" , XSPR ( 31 , 467 , 937 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtupmc2" , XSPR ( 31 , 467 , 938 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtusia" , XSPR ( 31 , 467 , 939 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtummcr1" , XSPR ( 31 , 467 , 940 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtupmc3" , XSPR ( 31 , 467 , 941 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtupmc4" , XSPR ( 31 , 467 , 942 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtzpr" , XSPR ( 31 , 467 , 944 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtccr0" , XSPR ( 31 , 467 , 947 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtmmcr0" , XSPR ( 31 , 467 , 952 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtsgr" , XSPR ( 31 , 467 , 953 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtpmc1" , XSPR ( 31 , 467 , 953 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtdcwr" , XSPR ( 31 , 467 , 954 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtpmc2" , XSPR ( 31 , 467 , 954 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtsler" , XSPR ( 31 , 467 , 955 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtsia" , XSPR ( 31 , 467 , 955 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtsu0r" , XSPR ( 31 , 467 , 956 ), XSPR_MASK , PPC405 , { RS } } ,
{ "mtmmcr1" , XSPR ( 31 , 467 , 956 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtpmc3" , XSPR ( 31 , 467 , 957 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtpmc4" , XSPR ( 31 , 467 , 958 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mticdbdr" , XSPR ( 31 , 467 , 979 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtevpr" , XSPR ( 31 , 467 , 982 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtcdbcr" , XSPR ( 31 , 467 , 983 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtpit" , XSPR ( 31 , 467 , 987 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mttbhi" , XSPR ( 31 , 467 , 988 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mttblo" , XSPR ( 31 , 467 , 989 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtsrr2" , XSPR ( 31 , 467 , 990 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtsrr3" , XSPR ( 31 , 467 , 991 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtl2cr" , XSPR ( 31 , 467 , 1017 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtdccr" , XSPR ( 31 , 467 , 1018 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mticcr" , XSPR ( 31 , 467 , 1019 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtictc" , XSPR ( 31 , 467 , 1019 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtpbl1" , XSPR ( 31 , 467 , 1020 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtthrm1" , XSPR ( 31 , 467 , 1020 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtpbu1" , XSPR ( 31 , 467 , 1021 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtthrm2" , XSPR ( 31 , 467 , 1021 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtpbl2" , XSPR ( 31 , 467 , 1022 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtthrm3" , XSPR ( 31 , 467 , 1022 ), XSPR_MASK , PPC750 , { RS } } ,
{ "mtpbu2" , XSPR ( 31 , 467 , 1023 ), XSPR_MASK , PPC403 , { RS } } ,
{ "mtspr" , X ( 31 , 467 ), X_MASK , COM , { SPR , RS } } ,
4319
4320
4321
{ "dcbi" , X ( 31 , 470 ), XRT_MASK , PPC , { RA , RB } } ,
4322
4323
{ "nand" , XRC ( 31 , 476 , 0 ), X_MASK , COM , { RA , RS , RB } } ,
{ "nand." , XRC ( 31 , 476 , 1 ), X_MASK , COM , { RA , RS , RB } } ,
4324
4325
{ "dcbie" , X ( 31 , 478 ), XRT_MASK , BOOKE64 , { RA , RB } } ,
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
{ "dcread" , X ( 31 , 486 ), X_MASK , PPC403 | PPC440 , { RT , RA , RB }} ,
{ "mtpmr" , X ( 31 , 462 ), X_MASK , PPCPMR , { PMR , RS }} ,
{ "icbtls" , X ( 31 , 486 ), X_MASK , PPCCHLK , { CT , RA , RB }} ,
{ "nabs" , XO ( 31 , 488 , 0 , 0 ), XORB_MASK , M601 , { RT , RA } } ,
{ "subfme64" , XO ( 31 , 488 , 0 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
{ "nabs." , XO ( 31 , 488 , 0 , 1 ), XORB_MASK , M601 , { RT , RA } } ,
{ "nabso" , XO ( 31 , 488 , 1 , 0 ), XORB_MASK , M601 , { RT , RA } } ,
{ "subfme64o" , XO ( 31 , 488 , 1 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
{ "nabso." , XO ( 31 , 488 , 1 , 1 ), XORB_MASK , M601 , { RT , RA } } ,
{ "divd" , XO ( 31 , 489 , 0 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "divd." , XO ( 31 , 489 , 0 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "divdo" , XO ( 31 , 489 , 1 , 0 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "divdo." , XO ( 31 , 489 , 1 , 1 ), XO_MASK , PPC64 , { RT , RA , RB } } ,
{ "addme64" , XO ( 31 , 490 , 0 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
{ "addme64o" , XO ( 31 , 490 , 1 , 0 ), XORB_MASK , BOOKE64 , { RT , RA } } ,
4347
4348
4349
4350
4351
4352
{ "divw" , XO ( 31 , 491 , 0 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "divw." , XO ( 31 , 491 , 0 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "divwo" , XO ( 31 , 491 , 1 , 0 ), XO_MASK , PPC , { RT , RA , RB } } ,
{ "divwo." , XO ( 31 , 491 , 1 , 1 ), XO_MASK , PPC , { RT , RA , RB } } ,
4353
4354
4355
{ "icbtlse" , X ( 31 , 494 ), X_MASK , PPCCHLK64 , { CT , RA , RB }} ,
{ "slbia" , X ( 31 , 498 ), 0xffffffff , PPC64 , { 0 } } ,
4356
4357
4358
{ "cli" , X ( 31 , 502 ), XRB_MASK , POWER , { RT , RA } } ,
4359
4360
4361
{ "stdcxe." , XRC ( 31 , 511 , 1 ), X_MASK , BOOKE64 , { RS , RA , RB } } ,
{ "mcrxr" , X ( 31 , 512 ), XRARB_MASK | ( 3 << 21 ), COM , { BF } } ,
4362
4363
4364
{ "bblels" , X ( 31 , 518 ), X_MASK , PPCBRLK , { 0 }} ,
{ "mcrxr64" , X ( 31 , 544 ), XRARB_MASK | ( 3 << 21 ), BOOKE64 , { BF } } ,
4365
4366
{ "clcs" , X ( 31 , 531 ), XRB_MASK , M601 , { RT , RA } } ,
4367
4368
4369
{ "ldbrx" , X ( 31 , 532 ), X_MASK , CELL , { RT , RA0 , RB } } ,
4370
4371
{ "lswx" , X ( 31 , 533 ), X_MASK , PPCCOM , { RT , RA0 , RB } } ,
{ "lsx" , X ( 31 , 533 ), X_MASK , PWRCOM , { RT , RA , RB } } ,
4372
4373
4374
{ "lwbrx" , X ( 31 , 534 ), X_MASK , PPCCOM , { RT , RA0 , RB } } ,
{ "lbrx" , X ( 31 , 534 ), X_MASK , PWRCOM , { RT , RA , RB } } ,
4375
4376
{ "lfsx" , X ( 31 , 535 ), X_MASK , COM , { FRT , RA0 , RB } } ,
4377
4378
4379
4380
4381
{ "srw" , XRC ( 31 , 536 , 0 ), X_MASK , PPCCOM , { RA , RS , RB } } ,
{ "sr" , XRC ( 31 , 536 , 0 ), X_MASK , PWRCOM , { RA , RS , RB } } ,
{ "srw." , XRC ( 31 , 536 , 1 ), X_MASK , PPCCOM , { RA , RS , RB } } ,
{ "sr." , XRC ( 31 , 536 , 1 ), X_MASK , PWRCOM , { RA , RS , RB } } ,
4382
4383
4384
{ "rrib" , XRC ( 31 , 537 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "rrib." , XRC ( 31 , 537 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
{ "srd" , XRC ( 31 , 539 , 0 ), X_MASK , PPC64 , { RA , RS , RB } } ,
{ "srd." , XRC ( 31 , 539 , 1 ), X_MASK , PPC64 , { RA , RS , RB } } ,
{ "maskir" , XRC ( 31 , 541 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "maskir." , XRC ( 31 , 541 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "lwbrxe" , X ( 31 , 542 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
{ "lfsxe" , X ( 31 , 543 ), X_MASK , BOOKE64 , { FRT , RA0 , RB } } ,
{ "bbelr" , X ( 31 , 550 ), X_MASK , PPCBRLK , { 0 }} ,
4397
4398
4399
{ "tlbsync" , X ( 31 , 566 ), 0xffffffff , PPC , { 0 } } ,
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
{ "lfsux" , X ( 31 , 567 ), X_MASK , COM , { FRT , RAS , RB } } ,
{ "lfsuxe" , X ( 31 , 575 ), X_MASK , BOOKE64 , { FRT , RAS , RB } } ,
{ "mfsr" , X ( 31 , 595 ), XRB_MASK | ( 1 << 20 ), COM32 , { RT , SR } } ,
{ "lswi" , X ( 31 , 597 ), X_MASK , PPCCOM , { RT , RA0 , NB } } ,
{ "lsi" , X ( 31 , 597 ), X_MASK , PWRCOM , { RT , RA0 , NB } } ,
{ "lwsync" , XSYNC ( 31 , 598 , 1 ), 0xffffffff , PPC , { 0 } } ,
{ "ptesync" , XSYNC ( 31 , 598 , 2 ), 0xffffffff , PPC64 , { 0 } } ,
{ "msync" , X ( 31 , 598 ), 0xffffffff , BOOKE , { 0 } } ,
{ "sync" , X ( 31 , 598 ), XSYNC_MASK , PPCCOM , { LS } } ,
{ "dcs" , X ( 31 , 598 ), 0xffffffff , PWRCOM , { 0 } } ,
{ "lfdx" , X ( 31 , 599 ), X_MASK , COM , { FRT , RA0 , RB } } ,
{ "lfdxe" , X ( 31 , 607 ), X_MASK , BOOKE64 , { FRT , RA0 , RB } } ,
4419
4420
{ "mffgpr" , XRC ( 31 , 607 , 0 ), XRA_MASK , POWER6 , { FRT , RB } } ,
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
{ "mfsri" , X ( 31 , 627 ), X_MASK , PWRCOM , { RT , RA , RB } } ,
{ "dclst" , X ( 31 , 630 ), XRB_MASK , PWRCOM , { RS , RA } } ,
{ "lfdux" , X ( 31 , 631 ), X_MASK , COM , { FRT , RAS , RB } } ,
{ "lfduxe" , X ( 31 , 639 ), X_MASK , BOOKE64 , { FRT , RAS , RB } } ,
{ "mfsrin" , X ( 31 , 659 ), XRA_MASK , PPC32 , { RT , RB } } ,
4431
4432
{ "stdbrx" , X ( 31 , 660 ), X_MASK , CELL , { RS , RA0 , RB } } ,
4433
4434
4435
4436
4437
4438
4439
{ "stswx" , X ( 31 , 661 ), X_MASK , PPCCOM , { RS , RA0 , RB } } ,
{ "stsx" , X ( 31 , 661 ), X_MASK , PWRCOM , { RS , RA0 , RB } } ,
{ "stwbrx" , X ( 31 , 662 ), X_MASK , PPCCOM , { RS , RA0 , RB } } ,
{ "stbrx" , X ( 31 , 662 ), X_MASK , PWRCOM , { RS , RA0 , RB } } ,
{ "stfsx" , X ( 31 , 663 ), X_MASK , COM , { FRS , RA0 , RB } } ,
4440
4441
4442
{ "srq" , XRC ( 31 , 664 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "srq." , XRC ( 31 , 664 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
4443
4444
4445
{ "sre" , XRC ( 31 , 665 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "sre." , XRC ( 31 , 665 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
4446
4447
{ "stwbrxe" , X ( 31 , 670 ), X_MASK , BOOKE64 , { RS , RA0 , RB } } ,
4448
4449
{ "stfsxe" , X ( 31 , 671 ), X_MASK , BOOKE64 , { FRS , RA0 , RB } } ,
4450
4451
{ "stfsux" , X ( 31 , 695 ), X_MASK , COM , { FRS , RAS , RB } } ,
4452
4453
4454
{ "sriq" , XRC ( 31 , 696 , 0 ), X_MASK , M601 , { RA , RS , SH } } ,
{ "sriq." , XRC ( 31 , 696 , 1 ), X_MASK , M601 , { RA , RS , SH } } ,
4455
4456
{ "stfsuxe" , X ( 31 , 703 ), X_MASK , BOOKE64 , { FRS , RAS , RB } } ,
4457
4458
4459
{ "stswi" , X ( 31 , 725 ), X_MASK , PPCCOM , { RS , RA0 , NB } } ,
{ "stsi" , X ( 31 , 725 ), X_MASK , PWRCOM , { RS , RA0 , NB } } ,
4460
4461
{ "stfdx" , X ( 31 , 727 ), X_MASK , COM , { FRS , RA0 , RB } } ,
4462
4463
4464
{ "srlq" , XRC ( 31 , 728 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "srlq." , XRC ( 31 , 728 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
4465
4466
4467
{ "sreq" , XRC ( 31 , 729 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "sreq." , XRC ( 31 , 729 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
4468
4469
{ "stfdxe" , X ( 31 , 735 ), X_MASK , BOOKE64 , { FRS , RA0 , RB } } ,
4470
4471
4472
{ "mftgpr" , XRC ( 31 , 735 , 0 ), XRA_MASK , POWER6 , { RT , FRB } } ,
4473
{ "dcba" , X ( 31 , 758 ), XRT_MASK , PPC405 | BOOKE , { RA , RB } } ,
4474
4475
{ "stfdux" , X ( 31 , 759 ), X_MASK , COM , { FRS , RAS , RB } } ,
4476
4477
4478
{ "srliq" , XRC ( 31 , 760 , 0 ), X_MASK , M601 , { RA , RS , SH } } ,
{ "srliq." , XRC ( 31 , 760 , 1 ), X_MASK , M601 , { RA , RS , SH } } ,
4479
4480
{ "dcbae" , X ( 31 , 766 ), XRT_MASK , BOOKE64 , { RA , RB } } ,
4481
4482
{ "stfduxe" , X ( 31 , 767 ), X_MASK , BOOKE64 , { FRS , RAS , RB } } ,
4483
4484
4485
{ "tlbivax" , X ( 31 , 786 ), XRT_MASK , BOOKE , { RA , RB } } ,
{ "tlbivaxe" , X ( 31 , 787 ), XRT_MASK , BOOKE64 , { RA , RB } } ,
4486
4487
4488
{ "lwzcix" , X ( 31 , 789 ), X_MASK , POWER6 , { RT , RA0 , RB } } ,
4489
{ "lhbrx" , X ( 31 , 790 ), X_MASK , COM , { RT , RA0 , RB } } ,
4490
4491
4492
4493
4494
{ "sraw" , XRC ( 31 , 792 , 0 ), X_MASK , PPCCOM , { RA , RS , RB } } ,
{ "sra" , XRC ( 31 , 792 , 0 ), X_MASK , PWRCOM , { RA , RS , RB } } ,
{ "sraw." , XRC ( 31 , 792 , 1 ), X_MASK , PPCCOM , { RA , RS , RB } } ,
{ "sra." , XRC ( 31 , 792 , 1 ), X_MASK , PWRCOM , { RA , RS , RB } } ,
4495
4496
4497
{ "srad" , XRC ( 31 , 794 , 0 ), X_MASK , PPC64 , { RA , RS , RB } } ,
{ "srad." , XRC ( 31 , 794 , 1 ), X_MASK , PPC64 , { RA , RS , RB } } ,
4498
4499
{ "lhbrxe" , X ( 31 , 798 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
4500
4501
4502
{ "ldxe" , X ( 31 , 799 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
{ "lduxe" , X ( 31 , 831 ), X_MASK , BOOKE64 , { RT , RA0 , RB } } ,
4503
4504
{ "rac" , X ( 31 , 818 ), X_MASK , PWRCOM , { RT , RA , RB } } ,
4505
4506
4507
{ "lhzcix" , X ( 31 , 821 ), X_MASK , POWER6 , { RT , RA0 , RB } } ,
4508
4509
{ "dss" , XDSS ( 31 , 822 , 0 ), XDSS_MASK , PPCVEC , { STRM } } ,
{ "dssall" , XDSS ( 31 , 822 , 1 ), XDSS_MASK , PPCVEC , { 0 } } ,
4510
4511
4512
4513
4514
{ "srawi" , XRC ( 31 , 824 , 0 ), X_MASK , PPCCOM , { RA , RS , SH } } ,
{ "srai" , XRC ( 31 , 824 , 0 ), X_MASK , PWRCOM , { RA , RS , SH } } ,
{ "srawi." , XRC ( 31 , 824 , 1 ), X_MASK , PPCCOM , { RA , RS , SH } } ,
{ "srai." , XRC ( 31 , 824 , 1 ), X_MASK , PWRCOM , { RA , RS , SH } } ,
4515
4516
4517
{ "slbmfev" , X ( 31 , 851 ), XRA_MASK , PPC64 , { RT , RB } } ,
4518
4519
{ "lbzcix" , X ( 31 , 853 ), X_MASK , POWER6 , { RT , RA0 , RB } } ,
4520
{ "mbar" , X ( 31 , 854 ), X_MASK , BOOKE , { MO } } ,
4521
4522
{ "eieio" , X ( 31 , 854 ), 0xffffffff , PPC , { 0 } } ,
4523
4524
4525
4526
{ "lfiwax" , X ( 31 , 855 ), X_MASK , POWER6 , { FRT , RA0 , RB } } ,
{ "ldcix" , X ( 31 , 885 ), X_MASK , POWER6 , { RT , RA0 , RB } } ,
4527
4528
{ "tlbsx" , XRC ( 31 , 914 , 0 ), X_MASK , PPC403 | BOOKE , { RTO , RA , RB } } ,
{ "tlbsx." , XRC ( 31 , 914 , 1 ), X_MASK , PPC403 | BOOKE , { RTO , RA , RB } } ,
4529
4530
{ "tlbsxe" , XRC ( 31 , 915 , 0 ), X_MASK , BOOKE64 , { RTO , RA , RB } } ,
{ "tlbsxe." , XRC ( 31 , 915 , 1 ), X_MASK , BOOKE64 , { RTO , RA , RB } } ,
4531
4532
4533
{ "slbmfee" , X ( 31 , 915 ), XRA_MASK , PPC64 , { RT , RB } } ,
4534
4535
{ "stwcix" , X ( 31 , 917 ), X_MASK , POWER6 , { RS , RA0 , RB } } ,
4536
4537
4538
4539
{ "sthbrx" , X ( 31 , 918 ), X_MASK , COM , { RS , RA0 , RB } } ,
{ "sraq" , XRC ( 31 , 920 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "sraq." , XRC ( 31 , 920 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
4540
4541
4542
{ "srea" , XRC ( 31 , 921 , 0 ), X_MASK , M601 , { RA , RS , RB } } ,
{ "srea." , XRC ( 31 , 921 , 1 ), X_MASK , M601 , { RA , RS , RB } } ,
4543
4544
4545
4546
4547
{ "extsh" , XRC ( 31 , 922 , 0 ), XRB_MASK , PPCCOM , { RA , RS } } ,
{ "exts" , XRC ( 31 , 922 , 0 ), XRB_MASK , PWRCOM , { RA , RS } } ,
{ "extsh." , XRC ( 31 , 922 , 1 ), XRB_MASK , PPCCOM , { RA , RS } } ,
{ "exts." , XRC ( 31 , 922 , 1 ), XRB_MASK , PWRCOM , { RA , RS } } ,
4548
4549
{ "sthbrxe" , X ( 31 , 926 ), X_MASK , BOOKE64 , { RS , RA0 , RB } } ,
4550
4551
4552
4553
4554
4555
4556
{ "stdxe" , X ( 31 , 927 ), X_MASK , BOOKE64 , { RS , RA0 , RB } } ,
{ "tlbrehi" , XTLB ( 31 , 946 , 0 ), XTLB_MASK , PPC403 , { RT , RA } } ,
{ "tlbrelo" , XTLB ( 31 , 946 , 1 ), XTLB_MASK , PPC403 , { RT , RA } } ,
{ "tlbre" , X ( 31 , 946 ), X_MASK , PPC403 | BOOKE , { RSO , RAOPT , SHO } } ,
4557
4558
{ "sthcix" , X ( 31 , 949 ), X_MASK , POWER6 , { RS , RA0 , RB } } ,
4559
4560
{ "sraiq" , XRC ( 31 , 952 , 0 ), X_MASK , M601 , { RA , RS , SH } } ,
{ "sraiq." , XRC ( 31 , 952 , 1 ), X_MASK , M601 , { RA , RS , SH } } ,
4561
4562
4563
4564
{ "extsb" , XRC ( 31 , 954 , 0 ), XRB_MASK , PPC , { RA , RS } } ,
{ "extsb." , XRC ( 31 , 954 , 1 ), XRB_MASK , PPC , { RA , RS } } ,
4565
4566
4567
4568
4569
4570
4571
4572
{ "stduxe" , X ( 31 , 959 ), X_MASK , BOOKE64 , { RS , RAS , RB } } ,
{ "iccci" , X ( 31 , 966 ), XRT_MASK , PPC403 | PPC440 , { RA , RB } } ,
{ "tlbwehi" , XTLB ( 31 , 978 , 0 ), XTLB_MASK , PPC403 , { RT , RA } } ,
{ "tlbwelo" , XTLB ( 31 , 978 , 1 ), XTLB_MASK , PPC403 , { RT , RA } } ,
{ "tlbwe" , X ( 31 , 978 ), X_MASK , PPC403 | BOOKE , { RSO , RAOPT , SHO } } ,
{ "tlbld" , X ( 31 , 978 ), XRTRA_MASK , PPC , { RB } } ,
4573
4574
4575
{ "stbcix" , X ( 31 , 981 ), X_MASK , POWER6 , { RS , RA0 , RB } } ,
4576
4577
{ "icbi" , X ( 31 , 982 ), XRT_MASK , PPC , { RA , RB } } ,
4578
4579
4580
4581
4582
4583
{ "stfiwx" , X ( 31 , 983 ), X_MASK , PPC , { FRS , RA0 , RB } } ,
{ "extsw" , XRC ( 31 , 986 , 0 ), XRB_MASK , PPC64 | BOOKE64 , { RA , RS } } ,
{ "extsw." , XRC ( 31 , 986 , 1 ), XRB_MASK , PPC64 , { RA , RS } } ,
{ "icread" , X ( 31 , 998 ), XRT_MASK , PPC403 | PPC440 , { RA , RB } } ,
4584
4585
4586
{ "icbie" , X ( 31 , 990 ), XRT_MASK , BOOKE64 , { RA , RB } } ,
{ "stfiwxe" , X ( 31 , 991 ), X_MASK , BOOKE64 , { FRS , RA0 , RB } } ,
4587
4588
4589
{ "tlbli" , X ( 31 , 1010 ), XRTRA_MASK , PPC , { RB } } ,
4590
4591
{ "stdcix" , X ( 31 , 1013 ), X_MASK , POWER6 , { RS , RA0 , RB } } ,
4592
{ "dcbzl" , XOPL ( 31 , 1014 , 1 ), XRT_MASK , POWER4 , { RA , RB } } ,
4593
4594
4595
{ "dcbz" , X ( 31 , 1014 ), XRT_MASK , PPC , { RA , RB } } ,
{ "dclz" , X ( 31 , 1014 ), XRT_MASK , PPC , { RA , RB } } ,
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
{ "dcbze" , X ( 31 , 1022 ), XRT_MASK , BOOKE64 , { RA , RB } } ,
{ "lvebx" , X ( 31 , 7 ), X_MASK , PPCVEC , { VD , RA , RB } } ,
{ "lvehx" , X ( 31 , 39 ), X_MASK , PPCVEC , { VD , RA , RB } } ,
{ "lvewx" , X ( 31 , 71 ), X_MASK , PPCVEC , { VD , RA , RB } } ,
{ "lvsl" , X ( 31 , 6 ), X_MASK , PPCVEC , { VD , RA , RB } } ,
{ "lvsr" , X ( 31 , 38 ), X_MASK , PPCVEC , { VD , RA , RB } } ,
{ "lvx" , X ( 31 , 103 ), X_MASK , PPCVEC , { VD , RA , RB } } ,
{ "lvxl" , X ( 31 , 359 ), X_MASK , PPCVEC , { VD , RA , RB } } ,
{ "stvebx" , X ( 31 , 135 ), X_MASK , PPCVEC , { VS , RA , RB } } ,
{ "stvehx" , X ( 31 , 167 ), X_MASK , PPCVEC , { VS , RA , RB } } ,
{ "stvewx" , X ( 31 , 199 ), X_MASK , PPCVEC , { VS , RA , RB } } ,
{ "stvx" , X ( 31 , 231 ), X_MASK , PPCVEC , { VS , RA , RB } } ,
{ "stvxl" , X ( 31 , 487 ), X_MASK , PPCVEC , { VS , RA , RB } } ,
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
/* New load/store left/right index vector instructions that are in the Cell only. */
{ "lvlx" , X ( 31 , 519 ), X_MASK , CELL , { VD , RA0 , RB } } ,
{ "lvlxl" , X ( 31 , 775 ), X_MASK , CELL , { VD , RA0 , RB } } ,
{ "lvrx" , X ( 31 , 551 ), X_MASK , CELL , { VD , RA0 , RB } } ,
{ "lvrxl" , X ( 31 , 807 ), X_MASK , CELL , { VD , RA0 , RB } } ,
{ "stvlx" , X ( 31 , 647 ), X_MASK , CELL , { VS , RA0 , RB } } ,
{ "stvlxl" , X ( 31 , 903 ), X_MASK , CELL , { VS , RA0 , RB } } ,
{ "stvrx" , X ( 31 , 679 ), X_MASK , CELL , { VS , RA0 , RB } } ,
{ "stvrxl" , X ( 31 , 935 ), X_MASK , CELL , { VS , RA0 , RB } } ,
4621
4622
{ "lwz" , OP ( 32 ), OP_MASK , PPCCOM , { RT , D , RA0 } } ,
{ "l" , OP ( 32 ), OP_MASK , PWRCOM , { RT , D , RA0 } } ,
4623
4624
4625
{ "lwzu" , OP ( 33 ), OP_MASK , PPCCOM , { RT , D , RAL } } ,
{ "lu" , OP ( 33 ), OP_MASK , PWRCOM , { RT , D , RA0 } } ,
4626
4627
{ "lbz" , OP ( 34 ), OP_MASK , COM , { RT , D , RA0 } } ,
4628
4629
{ "lbzu" , OP ( 35 ), OP_MASK , COM , { RT , D , RAL } } ,
4630
4631
4632
{ "stw" , OP ( 36 ), OP_MASK , PPCCOM , { RS , D , RA0 } } ,
{ "st" , OP ( 36 ), OP_MASK , PWRCOM , { RS , D , RA0 } } ,
4633
4634
4635
{ "stwu" , OP ( 37 ), OP_MASK , PPCCOM , { RS , D , RAS } } ,
{ "stu" , OP ( 37 ), OP_MASK , PWRCOM , { RS , D , RA0 } } ,
4636
4637
{ "stb" , OP ( 38 ), OP_MASK , COM , { RS , D , RA0 } } ,
4638
4639
{ "stbu" , OP ( 39 ), OP_MASK , COM , { RS , D , RAS } } ,
4640
4641
{ "lhz" , OP ( 40 ), OP_MASK , COM , { RT , D , RA0 } } ,
4642
4643
{ "lhzu" , OP ( 41 ), OP_MASK , COM , { RT , D , RAL } } ,
4644
4645
{ "lha" , OP ( 42 ), OP_MASK , COM , { RT , D , RA0 } } ,
4646
4647
{ "lhau" , OP ( 43 ), OP_MASK , COM , { RT , D , RAL } } ,
4648
4649
{ "sth" , OP ( 44 ), OP_MASK , COM , { RS , D , RA0 } } ,
4650
4651
{ "sthu" , OP ( 45 ), OP_MASK , COM , { RS , D , RAS } } ,
4652
4653
4654
{ "lmw" , OP ( 46 ), OP_MASK , PPCCOM , { RT , D , RAM } } ,
{ "lm" , OP ( 46 ), OP_MASK , PWRCOM , { RT , D , RA0 } } ,
4655
4656
4657
{ "stmw" , OP ( 47 ), OP_MASK , PPCCOM , { RS , D , RA0 } } ,
{ "stm" , OP ( 47 ), OP_MASK , PWRCOM , { RS , D , RA0 } } ,
4658
4659
{ "lfs" , OP ( 48 ), OP_MASK , COM , { FRT , D , RA0 } } ,
4660
4661
{ "lfsu" , OP ( 49 ), OP_MASK , COM , { FRT , D , RAS } } ,
4662
4663
{ "lfd" , OP ( 50 ), OP_MASK , COM , { FRT , D , RA0 } } ,
4664
4665
{ "lfdu" , OP ( 51 ), OP_MASK , COM , { FRT , D , RAS } } ,
4666
4667
{ "stfs" , OP ( 52 ), OP_MASK , COM , { FRS , D , RA0 } } ,
4668
4669
{ "stfsu" , OP ( 53 ), OP_MASK , COM , { FRS , D , RAS } } ,
4670
4671
{ "stfd" , OP ( 54 ), OP_MASK , COM , { FRS , D , RA0 } } ,
4672
4673
{ "stfdu" , OP ( 55 ), OP_MASK , COM , { FRS , D , RAS } } ,
4674
4675
{ "lq" , OP ( 56 ), OP_MASK , POWER4 , { RTQ , DQ , RAQ } } ,
4676
4677
{ "lfq" , OP ( 56 ), OP_MASK , POWER2 , { FRT , D , RA0 } } ,
4678
4679
{ "lfqu" , OP ( 57 ), OP_MASK , POWER2 , { FRT , D , RA0 } } ,
4680
4681
4682
{ "lfdp" , OP ( 57 ), OP_MASK , POWER6 , { FRT , D , RA0 } } ,
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
{ "lbze" , DEO ( 58 , 0 ), DE_MASK , BOOKE64 , { RT , DE , RA0 } } ,
{ "lbzue" , DEO ( 58 , 1 ), DE_MASK , BOOKE64 , { RT , DE , RAL } } ,
{ "lhze" , DEO ( 58 , 2 ), DE_MASK , BOOKE64 , { RT , DE , RA0 } } ,
{ "lhzue" , DEO ( 58 , 3 ), DE_MASK , BOOKE64 , { RT , DE , RAL } } ,
{ "lhae" , DEO ( 58 , 4 ), DE_MASK , BOOKE64 , { RT , DE , RA0 } } ,
{ "lhaue" , DEO ( 58 , 5 ), DE_MASK , BOOKE64 , { RT , DE , RAL } } ,
{ "lwze" , DEO ( 58 , 6 ), DE_MASK , BOOKE64 , { RT , DE , RA0 } } ,
{ "lwzue" , DEO ( 58 , 7 ), DE_MASK , BOOKE64 , { RT , DE , RAL } } ,
{ "stbe" , DEO ( 58 , 8 ), DE_MASK , BOOKE64 , { RS , DE , RA0 } } ,
{ "stbue" , DEO ( 58 , 9 ), DE_MASK , BOOKE64 , { RS , DE , RAS } } ,
{ "sthe" , DEO ( 58 , 10 ), DE_MASK , BOOKE64 , { RS , DE , RA0 } } ,
{ "sthue" , DEO ( 58 , 11 ), DE_MASK , BOOKE64 , { RS , DE , RAS } } ,
{ "stwe" , DEO ( 58 , 14 ), DE_MASK , BOOKE64 , { RS , DE , RA0 } } ,
{ "stwue" , DEO ( 58 , 15 ), DE_MASK , BOOKE64 , { RS , DE , RAS } } ,
4697
4698
4699
4700
4701
4702
{ "ld" , DSO ( 58 , 0 ), DS_MASK , PPC64 , { RT , DS , RA0 } } ,
{ "ldu" , DSO ( 58 , 1 ), DS_MASK , PPC64 , { RT , DS , RAL } } ,
{ "lwa" , DSO ( 58 , 2 ), DS_MASK , PPC64 , { RT , DS , RA0 } } ,
4703
4704
4705
4706
4707
4708
4709
{ "dadd" , XRC ( 59 , 2 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dadd." , XRC ( 59 , 2 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dqua" , ZRC ( 59 , 3 , 0 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
{ "dqua." , ZRC ( 59 , 3 , 1 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
{ "fdivs" , A ( 59 , 18 , 0 ), AFRC_MASK , PPC , { FRT , FRA , FRB } } ,
{ "fdivs." , A ( 59 , 18 , 1 ), AFRC_MASK , PPC , { FRT , FRA , FRB } } ,
{ "fsubs" , A ( 59 , 20 , 0 ), AFRC_MASK , PPC , { FRT , FRA , FRB } } ,
{ "fsubs." , A ( 59 , 20 , 1 ), AFRC_MASK , PPC , { FRT , FRA , FRB } } ,
{ "fadds" , A ( 59 , 21 , 0 ), AFRC_MASK , PPC , { FRT , FRA , FRB } } ,
{ "fadds." , A ( 59 , 21 , 1 ), AFRC_MASK , PPC , { FRT , FRA , FRB } } ,
{ "fsqrts" , A ( 59 , 22 , 0 ), AFRAFRC_MASK , PPC , { FRT , FRB } } ,
{ "fsqrts." , A ( 59 , 22 , 1 ), AFRAFRC_MASK , PPC , { FRT , FRB } } ,
4722
4723
{ "fres" , A ( 59 , 24 , 0 ), AFRALFRC_MASK , PPC , { FRT , FRB , A_L } } ,
{ "fres." , A ( 59 , 24 , 1 ), AFRALFRC_MASK , PPC , { FRT , FRB , A_L } } ,
4724
4725
4726
4727
{ "fmuls" , A ( 59 , 25 , 0 ), AFRB_MASK , PPC , { FRT , FRA , FRC } } ,
{ "fmuls." , A ( 59 , 25 , 1 ), AFRB_MASK , PPC , { FRT , FRA , FRC } } ,
4728
4729
{ "frsqrtes" , A ( 59 , 26 , 0 ), AFRALFRC_MASK , POWER5 , { FRT , FRB , A_L } } ,
{ "frsqrtes." , A ( 59 , 26 , 1 ), AFRALFRC_MASK , POWER5 , { FRT , FRB , A_L } } ,
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
{ "fmsubs" , A ( 59 , 28 , 0 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fmsubs." , A ( 59 , 28 , 1 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fmadds" , A ( 59 , 29 , 0 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fmadds." , A ( 59 , 29 , 1 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fnmsubs" , A ( 59 , 30 , 0 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fnmsubs." , A ( 59 , 30 , 1 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fnmadds" , A ( 59 , 31 , 0 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fnmadds." , A ( 59 , 31 , 1 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
{ "dmul" , XRC ( 59 , 34 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dmul." , XRC ( 59 , 34 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "drrnd" , ZRC ( 59 , 35 , 0 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
{ "drrnd." , ZRC ( 59 , 35 , 1 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
{ "dscli" , ZRC ( 59 , 66 , 0 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "dscli." , ZRC ( 59 , 66 , 1 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "dquai" , ZRC ( 59 , 67 , 0 ), Z2_MASK , POWER6 , { TE , FRT , FRB , RMC } } ,
{ "dquai." , ZRC ( 59 , 67 , 1 ), Z2_MASK , POWER6 , { TE , FRT , FRB , RMC } } ,
{ "dscri" , ZRC ( 59 , 98 , 0 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "dscri." , ZRC ( 59 , 98 , 1 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "drintx" , ZRC ( 59 , 99 , 0 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "drintx." , ZRC ( 59 , 99 , 1 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "dcmpo" , X ( 59 , 130 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "dtstex" , X ( 59 , 162 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "dtstdc" , Z ( 59 , 194 ), Z_MASK , POWER6 , { BF , FRA , DCM } } ,
{ "dtstdg" , Z ( 59 , 226 ), Z_MASK , POWER6 , { BF , FRA , DGM } } ,
{ "drintn" , ZRC ( 59 , 227 , 0 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "drintn." , ZRC ( 59 , 227 , 1 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "dctdp" , XRC ( 59 , 258 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dctdp." , XRC ( 59 , 258 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dctfix" , XRC ( 59 , 290 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dctfix." , XRC ( 59 , 290 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "ddedpd" , XRC ( 59 , 322 , 0 ), X_MASK , POWER6 , { SP , FRT , FRB } } ,
{ "ddedpd." , XRC ( 59 , 322 , 1 ), X_MASK , POWER6 , { SP , FRT , FRB } } ,
{ "dxex" , XRC ( 59 , 354 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dxex." , XRC ( 59 , 354 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dsub" , XRC ( 59 , 514 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dsub." , XRC ( 59 , 514 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "ddiv" , XRC ( 59 , 546 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "ddiv." , XRC ( 59 , 546 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dcmpu" , X ( 59 , 642 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "dtstsf" , X ( 59 , 674 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "drsp" , XRC ( 59 , 770 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "drsp." , XRC ( 59 , 770 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dcffix" , XRC ( 59 , 802 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dcffix." , XRC ( 59 , 802 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "denbcd" , XRC ( 59 , 834 , 0 ), X_MASK , POWER6 , { S , FRT , FRB } } ,
{ "denbcd." , XRC ( 59 , 834 , 1 ), X_MASK , POWER6 , { S , FRT , FRB } } ,
{ "diex" , XRC ( 59 , 866 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "diex." , XRC ( 59 , 866 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
4804
4805
4806
4807
{ "stfq" , OP ( 60 ), OP_MASK , POWER2 , { FRS , D , RA } } ,
{ "stfqu" , OP ( 61 ), OP_MASK , POWER2 , { FRS , D , RA } } ,
4808
4809
{ "stfdp" , OP ( 61 ), OP_MASK , POWER6 , { FRT , D , RA0 } } ,
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
{ "lde" , DEO ( 62 , 0 ), DE_MASK , BOOKE64 , { RT , DES , RA0 } } ,
{ "ldue" , DEO ( 62 , 1 ), DE_MASK , BOOKE64 , { RT , DES , RA0 } } ,
{ "lfse" , DEO ( 62 , 4 ), DE_MASK , BOOKE64 , { FRT , DES , RA0 } } ,
{ "lfsue" , DEO ( 62 , 5 ), DE_MASK , BOOKE64 , { FRT , DES , RAS } } ,
{ "lfde" , DEO ( 62 , 6 ), DE_MASK , BOOKE64 , { FRT , DES , RA0 } } ,
{ "lfdue" , DEO ( 62 , 7 ), DE_MASK , BOOKE64 , { FRT , DES , RAS } } ,
{ "stde" , DEO ( 62 , 8 ), DE_MASK , BOOKE64 , { RS , DES , RA0 } } ,
{ "stdue" , DEO ( 62 , 9 ), DE_MASK , BOOKE64 , { RS , DES , RAS } } ,
{ "stfse" , DEO ( 62 , 12 ), DE_MASK , BOOKE64 , { FRS , DES , RA0 } } ,
{ "stfsue" , DEO ( 62 , 13 ), DE_MASK , BOOKE64 , { FRS , DES , RAS } } ,
{ "stfde" , DEO ( 62 , 14 ), DE_MASK , BOOKE64 , { FRS , DES , RA0 } } ,
{ "stfdue" , DEO ( 62 , 15 ), DE_MASK , BOOKE64 , { FRS , DES , RAS } } ,
4822
4823
{ "std" , DSO ( 62 , 0 ), DS_MASK , PPC64 , { RS , DS , RA0 } } ,
4824
4825
{ "stdu" , DSO ( 62 , 1 ), DS_MASK , PPC64 , { RS , DS , RAS } } ,
4826
4827
{ "stq" , DSO ( 62 , 2 ), DS_MASK , POWER4 , { RSQ , DS , RA0 } } ,
4828
4829
4830
{ "fcmpu" , X ( 63 , 0 ), X_MASK | ( 3 << 21 ), COM , { BF , FRA , FRB } } ,
4831
4832
4833
4834
4835
4836
4837
4838
4839
{ "daddq" , XRC ( 63 , 2 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "daddq." , XRC ( 63 , 2 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dquaq" , ZRC ( 63 , 3 , 0 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
{ "dquaq." , ZRC ( 63 , 3 , 1 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
{ "fcpsgn" , XRC ( 63 , 8 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "fcpsgn." , XRC ( 63 , 8 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
4840
4841
4842
4843
{ "frsp" , XRC ( 63 , 12 , 0 ), XRA_MASK , COM , { FRT , FRB } } ,
{ "frsp." , XRC ( 63 , 12 , 1 ), XRA_MASK , COM , { FRT , FRB } } ,
{ "fctiw" , XRC ( 63 , 14 , 0 ), XRA_MASK , PPCCOM , { FRT , FRB } } ,
4844
{ "fcir" , XRC ( 63 , 14 , 0 ), XRA_MASK , POWER2 , { FRT , FRB } } ,
4845
{ "fctiw." , XRC ( 63 , 14 , 1 ), XRA_MASK , PPCCOM , { FRT , FRB } } ,
4846
4847
{ "fcir." , XRC ( 63 , 14 , 1 ), XRA_MASK , POWER2 , { FRT , FRB } } ,
4848
{ "fctiwz" , XRC ( 63 , 15 , 0 ), XRA_MASK , PPCCOM , { FRT , FRB } } ,
4849
{ "fcirz" , XRC ( 63 , 15 , 0 ), XRA_MASK , POWER2 , { FRT , FRB } } ,
4850
{ "fctiwz." , XRC ( 63 , 15 , 1 ), XRA_MASK , PPCCOM , { FRT , FRB } } ,
4851
4852
{ "fcirz." , XRC ( 63 , 15 , 1 ), XRA_MASK , POWER2 , { FRT , FRB } } ,
4853
4854
4855
4856
{ "fdiv" , A ( 63 , 18 , 0 ), AFRC_MASK , PPCCOM , { FRT , FRA , FRB } } ,
{ "fd" , A ( 63 , 18 , 0 ), AFRC_MASK , PWRCOM , { FRT , FRA , FRB } } ,
{ "fdiv." , A ( 63 , 18 , 1 ), AFRC_MASK , PPCCOM , { FRT , FRA , FRB } } ,
{ "fd." , A ( 63 , 18 , 1 ), AFRC_MASK , PWRCOM , { FRT , FRA , FRB } } ,
4857
4858
4859
4860
4861
{ "fsub" , A ( 63 , 20 , 0 ), AFRC_MASK , PPCCOM , { FRT , FRA , FRB } } ,
{ "fs" , A ( 63 , 20 , 0 ), AFRC_MASK , PWRCOM , { FRT , FRA , FRB } } ,
{ "fsub." , A ( 63 , 20 , 1 ), AFRC_MASK , PPCCOM , { FRT , FRA , FRB } } ,
{ "fs." , A ( 63 , 20 , 1 ), AFRC_MASK , PWRCOM , { FRT , FRA , FRB } } ,
4862
4863
4864
4865
4866
{ "fadd" , A ( 63 , 21 , 0 ), AFRC_MASK , PPCCOM , { FRT , FRA , FRB } } ,
{ "fa" , A ( 63 , 21 , 0 ), AFRC_MASK , PWRCOM , { FRT , FRA , FRB } } ,
{ "fadd." , A ( 63 , 21 , 1 ), AFRC_MASK , PPCCOM , { FRT , FRA , FRB } } ,
{ "fa." , A ( 63 , 21 , 1 ), AFRC_MASK , PWRCOM , { FRT , FRA , FRB } } ,
4867
4868
4869
{ "fsqrt" , A ( 63 , 22 , 0 ), AFRAFRC_MASK , PPCPWR2 , { FRT , FRB } } ,
{ "fsqrt." , A ( 63 , 22 , 1 ), AFRAFRC_MASK , PPCPWR2 , { FRT , FRB } } ,
4870
4871
4872
4873
{ "fsel" , A ( 63 , 23 , 0 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
{ "fsel." , A ( 63 , 23 , 1 ), A_MASK , PPC , { FRT , FRA , FRC , FRB } } ,
4874
4875
{ "fre" , A ( 63 , 24 , 0 ), AFRALFRC_MASK , POWER5 , { FRT , FRB , A_L } } ,
{ "fre." , A ( 63 , 24 , 1 ), AFRALFRC_MASK , POWER5 , { FRT , FRB , A_L } } ,
4876
4877
4878
4879
4880
{ "fmul" , A ( 63 , 25 , 0 ), AFRB_MASK , PPCCOM , { FRT , FRA , FRC } } ,
{ "fm" , A ( 63 , 25 , 0 ), AFRB_MASK , PWRCOM , { FRT , FRA , FRC } } ,
{ "fmul." , A ( 63 , 25 , 1 ), AFRB_MASK , PPCCOM , { FRT , FRA , FRC } } ,
{ "fm." , A ( 63 , 25 , 1 ), AFRB_MASK , PWRCOM , { FRT , FRA , FRC } } ,
4881
4882
4883
{ "frsqrte" , A ( 63 , 26 , 0 ), AFRALFRC_MASK , PPC , { FRT , FRB , A_L } } ,
{ "frsqrte." , A ( 63 , 26 , 1 ), AFRALFRC_MASK , PPC , { FRT , FRB , A_L } } ,
4884
4885
4886
4887
4888
{ "fmsub" , A ( 63 , 28 , 0 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fms" , A ( 63 , 28 , 0 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
{ "fmsub." , A ( 63 , 28 , 1 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fms." , A ( 63 , 28 , 1 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
4889
4890
4891
4892
4893
{ "fmadd" , A ( 63 , 29 , 0 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fma" , A ( 63 , 29 , 0 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
{ "fmadd." , A ( 63 , 29 , 1 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fma." , A ( 63 , 29 , 1 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
4894
4895
4896
4897
4898
{ "fnmsub" , A ( 63 , 30 , 0 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fnms" , A ( 63 , 30 , 0 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
{ "fnmsub." , A ( 63 , 30 , 1 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fnms." , A ( 63 , 30 , 1 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
4899
4900
4901
4902
4903
{ "fnmadd" , A ( 63 , 31 , 0 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fnma" , A ( 63 , 31 , 0 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
{ "fnmadd." , A ( 63 , 31 , 1 ), A_MASK , PPCCOM , { FRT , FRA , FRC , FRB } } ,
{ "fnma." , A ( 63 , 31 , 1 ), A_MASK , PWRCOM , { FRT , FRA , FRC , FRB } } ,
4904
4905
{ "fcmpo" , X ( 63 , 32 ), X_MASK | ( 3 << 21 ), COM , { BF , FRA , FRB } } ,
4906
4907
4908
4909
4910
4911
4912
{ "dmulq" , XRC ( 63 , 34 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dmulq." , XRC ( 63 , 34 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "drrndq" , ZRC ( 63 , 35 , 0 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
{ "drrndq." , ZRC ( 63 , 35 , 1 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
4913
4914
{ "mtfsb1" , XRC ( 63 , 38 , 0 ), XRARB_MASK , COM , { BT } } ,
{ "mtfsb1." , XRC ( 63 , 38 , 1 ), XRARB_MASK , COM , { BT } } ,
4915
4916
4917
{ "fneg" , XRC ( 63 , 40 , 0 ), XRA_MASK , COM , { FRT , FRB } } ,
{ "fneg." , XRC ( 63 , 40 , 1 ), XRA_MASK , COM , { FRT , FRB } } ,
4918
4919
{ "mcrfs" , X ( 63 , 64 ), XRB_MASK | ( 3 << 21 ) | ( 3 << 16 ), COM , { BF , BFA } } ,
4920
4921
4922
4923
4924
4925
4926
{ "dscliq" , ZRC ( 63 , 66 , 0 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "dscliq." , ZRC ( 63 , 66 , 1 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "dquaiq" , ZRC ( 63 , 67 , 0 ), Z2_MASK , POWER6 , { TE , FRT , FRB , RMC } } ,
{ "dquaiq." , ZRC ( 63 , 67 , 1 ), Z2_MASK , POWER6 , { FRT , FRA , FRB , RMC } } ,
4927
4928
{ "mtfsb0" , XRC ( 63 , 70 , 0 ), XRARB_MASK , COM , { BT } } ,
{ "mtfsb0." , XRC ( 63 , 70 , 1 ), XRARB_MASK , COM , { BT } } ,
4929
4930
4931
{ "fmr" , XRC ( 63 , 72 , 0 ), XRA_MASK , COM , { FRT , FRB } } ,
{ "fmr." , XRC ( 63 , 72 , 1 ), XRA_MASK , COM , { FRT , FRB } } ,
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
{ "dscriq" , ZRC ( 63 , 98 , 0 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "dscriq." , ZRC ( 63 , 98 , 1 ), Z_MASK , POWER6 , { FRT , FRA , SH16 } } ,
{ "drintxq" , ZRC ( 63 , 99 , 0 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "drintxq." , ZRC ( 63 , 99 , 1 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "dcmpoq" , X ( 63 , 130 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "mtfsfi" , XRC ( 63 , 134 , 0 ), XWRA_MASK | ( 3 << 21 ) | ( 1 << 11 ), COM , { BFF , U , W } } ,
{ "mtfsfi." , XRC ( 63 , 134 , 1 ), XWRA_MASK | ( 3 << 21 ) | ( 1 << 11 ), COM , { BFF , U , W } } ,
4943
4944
4945
{ "fnabs" , XRC ( 63 , 136 , 0 ), XRA_MASK , COM , { FRT , FRB } } ,
{ "fnabs." , XRC ( 63 , 136 , 1 ), XRA_MASK , COM , { FRT , FRB } } ,
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
{ "dtstexq" , X ( 63 , 162 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "dtstdcq" , Z ( 63 , 194 ), Z_MASK , POWER6 , { BF , FRA , DCM } } ,
{ "dtstdgq" , Z ( 63 , 226 ), Z_MASK , POWER6 , { BF , FRA , DGM } } ,
{ "drintnq" , ZRC ( 63 , 227 , 0 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "drintnq." , ZRC ( 63 , 227 , 1 ), Z2_MASK , POWER6 , { R , FRT , FRB , RMC } } ,
{ "dctqpq" , XRC ( 63 , 258 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dctqpq." , XRC ( 63 , 258 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
4957
4958
{ "fabs" , XRC ( 63 , 264 , 0 ), XRA_MASK , COM , { FRT , FRB } } ,
{ "fabs." , XRC ( 63 , 264 , 1 ), XRA_MASK , COM , { FRT , FRB } } ,
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
{ "dctfixq" , XRC ( 63 , 290 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dctfixq." , XRC ( 63 , 290 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "ddedpdq" , XRC ( 63 , 322 , 0 ), X_MASK , POWER6 , { SP , FRT , FRB } } ,
{ "ddedpdq." , XRC ( 63 , 322 , 1 ), X_MASK , POWER6 , { SP , FRT , FRB } } ,
{ "dxexq" , XRC ( 63 , 354 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dxexq." , XRC ( 63 , 354 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
4969
4970
4971
4972
4973
4974
4975
4976
{ "frin" , XRC ( 63 , 392 , 0 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
{ "frin." , XRC ( 63 , 392 , 1 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
{ "friz" , XRC ( 63 , 424 , 0 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
{ "friz." , XRC ( 63 , 424 , 1 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
{ "frip" , XRC ( 63 , 456 , 0 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
{ "frip." , XRC ( 63 , 456 , 1 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
{ "frim" , XRC ( 63 , 488 , 0 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
{ "frim." , XRC ( 63 , 488 , 1 ), XRA_MASK , POWER5 , { FRT , FRB } } ,
4977
4978
4979
4980
4981
4982
4983
{ "dsubq" , XRC ( 63 , 514 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "dsubq." , XRC ( 63 , 514 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "ddivq" , XRC ( 63 , 546 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "ddivq." , XRC ( 63 , 546 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
4984
4985
{ "mffs" , XRC ( 63 , 583 , 0 ), XRARB_MASK , COM , { FRT } } ,
{ "mffs." , XRC ( 63 , 583 , 1 ), XRARB_MASK , COM , { FRT } } ,
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
{ "dcmpuq" , X ( 63 , 642 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "dtstsfq" , X ( 63 , 674 ), X_MASK , POWER6 , { BF , FRA , FRB } } ,
{ "mtfsf" , XFL ( 63 , 711 , 0 ), XFL_MASK , COM , { FLM , FRB , XFL_L , W } } ,
{ "mtfsf." , XFL ( 63 , 711 , 1 ), XFL_MASK , COM , { FLM , FRB , XFL_L , W } } ,
{ "drdpq" , XRC ( 63 , 770 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "drdpq." , XRC ( 63 , 770 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dcffixq" , XRC ( 63 , 802 , 0 ), X_MASK , POWER6 , { FRT , FRB } } ,
{ "dcffixq." , XRC ( 63 , 802 , 1 ), X_MASK , POWER6 , { FRT , FRB } } ,
4999
5000
5001
{ "fctid" , XRC ( 63 , 814 , 0 ), XRA_MASK , PPC64 , { FRT , FRB } } ,
{ "fctid." , XRC ( 63 , 814 , 1 ), XRA_MASK , PPC64 , { FRT , FRB } } ,
5002
5003
5004
5005
{ "fctidz" , XRC ( 63 , 815 , 0 ), XRA_MASK , PPC64 , { FRT , FRB } } ,
{ "fctidz." , XRC ( 63 , 815 , 1 ), XRA_MASK , PPC64 , { FRT , FRB } } ,
5006
5007
5008
{ "denbcdq" , XRC ( 63 , 834 , 0 ), X_MASK , POWER6 , { S , FRT , FRB } } ,
{ "denbcdq." , XRC ( 63 , 834 , 1 ), X_MASK , POWER6 , { S , FRT , FRB } } ,
5009
5010
{ "fcfid" , XRC ( 63 , 846 , 0 ), XRA_MASK , PPC64 , { FRT , FRB } } ,
{ "fcfid." , XRC ( 63 , 846 , 1 ), XRA_MASK , PPC64 , { FRT , FRB } } ,
5011
5012
5013
5014
{ "diexq" , XRC ( 63 , 866 , 0 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
{ "diexq." , XRC ( 63 , 866 , 1 ), X_MASK , POWER6 , { FRT , FRA , FRB } } ,
5015
5016
5017
5018
5019
5020
5021
};
const int powerpc_num_opcodes =
sizeof ( powerpc_opcodes ) / sizeof ( powerpc_opcodes [ 0 ]) ;
/* The macro table. This is only used by the assembler. */
5022
5023
5024
5025
5026
5027
5028
5029
5030
/* The expressions of the form ( - x ! 31 ) & ( x | 31 ) have the value 0
when x = 0 ; 32 - x when x is between 1 and 31 ; are negative if x is
negative ; and are 32 or more otherwise . This is what you want
when , for instance , you are emulating a right shift by a
rotate - left - and - mask , because the underlying instructions support
shifts of size 0 but not shifts of size 32 . By comparison , when
extracting x bits from some word you want to use just 32 - x , because
the underlying instructions don ' t support extracting 0 bits but do
support extracting the whole word ( 32 bits in this case ). */
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
const struct powerpc_macro powerpc_macros [] = {
{ "extldi" , 4 , PPC64 , "rldicr %0,%1,%3,(%2)-1" } ,
{ "extldi." , 4 , PPC64 , "rldicr. %0,%1,%3,(%2)-1" } ,
{ "extrdi" , 4 , PPC64 , "rldicl %0,%1,(%2)+(%3),64-(%2)" } ,
{ "extrdi." , 4 , PPC64 , "rldicl. %0,%1,(%2)+(%3),64-(%2)" } ,
{ "insrdi" , 4 , PPC64 , "rldimi %0,%1,64-((%2)+(%3)),%3" } ,
{ "insrdi." , 4 , PPC64 , "rldimi. %0,%1,64-((%2)+(%3)),%3" } ,
{ "rotrdi" , 3 , PPC64 , "rldicl %0,%1,(-(%2)!63)&((%2)|63),0" } ,
{ "rotrdi." , 3 , PPC64 , "rldicl. %0,%1,(-(%2)!63)&((%2)|63),0" } ,
{ "sldi" , 3 , PPC64 , "rldicr %0,%1,%2,63-(%2)" } ,
{ "sldi." , 3 , PPC64 , "rldicr. %0,%1,%2,63-(%2)" } ,
{ "srdi" , 3 , PPC64 , "rldicl %0,%1,(-(%2)!63)&((%2)|63),%2" } ,
{ "srdi." , 3 , PPC64 , "rldicl. %0,%1,(-(%2)!63)&((%2)|63),%2" } ,
{ "clrrdi" , 3 , PPC64 , "rldicr %0,%1,0,63-(%2)" } ,
{ "clrrdi." , 3 , PPC64 , "rldicr. %0,%1,0,63-(%2)" } ,
{ "clrlsldi" , 4 , PPC64 , "rldic %0,%1,%3,(%2)-(%3)" } ,
{ "clrlsldi." , 4 , PPC64 , "rldic. %0,%1,%3,(%2)-(%3)" } ,
{ "extlwi" , 4 , PPCCOM , "rlwinm %0,%1,%3,0,(%2)-1" } ,
{ "extlwi." , 4 , PPCCOM , "rlwinm. %0,%1,%3,0,(%2)-1" } ,
{ "extrwi" , 4 , PPCCOM , "rlwinm %0,%1,((%2)+(%3))&((%2)+(%3)<>32),32-(%2),31" } ,
{ "extrwi." , 4 , PPCCOM , "rlwinm. %0,%1,((%2)+(%3))&((%2)+(%3)<>32),32-(%2),31" } ,
{ "inslwi" , 4 , PPCCOM , "rlwimi %0,%1,(-(%3)!31)&((%3)|31),%3,(%2)+(%3)-1" } ,
{ "inslwi." , 4 , PPCCOM , "rlwimi. %0,%1,(-(%3)!31)&((%3)|31),%3,(%2)+(%3)-1" } ,
{ "insrwi" , 4 , PPCCOM , "rlwimi %0,%1,32-((%2)+(%3)),%3,(%2)+(%3)-1" } ,
{ "insrwi." , 4 , PPCCOM , "rlwimi. %0,%1,32-((%2)+(%3)),%3,(%2)+(%3)-1" } ,
{ "rotrwi" , 3 , PPCCOM , "rlwinm %0,%1,(-(%2)!31)&((%2)|31),0,31" } ,
{ "rotrwi." , 3 , PPCCOM , "rlwinm. %0,%1,(-(%2)!31)&((%2)|31),0,31" } ,
{ "slwi" , 3 , PPCCOM , "rlwinm %0,%1,%2,0,31-(%2)" } ,
{ "sli" , 3 , PWRCOM , "rlinm %0,%1,%2,0,31-(%2)" } ,
{ "slwi." , 3 , PPCCOM , "rlwinm. %0,%1,%2,0,31-(%2)" } ,
{ "sli." , 3 , PWRCOM , "rlinm. %0,%1,%2,0,31-(%2)" } ,
{ "srwi" , 3 , PPCCOM , "rlwinm %0,%1,(-(%2)!31)&((%2)|31),%2,31" } ,
{ "sri" , 3 , PWRCOM , "rlinm %0,%1,(-(%2)!31)&((%2)|31),%2,31" } ,
{ "srwi." , 3 , PPCCOM , "rlwinm. %0,%1,(-(%2)!31)&((%2)|31),%2,31" } ,
{ "sri." , 3 , PWRCOM , "rlinm. %0,%1,(-(%2)!31)&((%2)|31),%2,31" } ,
{ "clrrwi" , 3 , PPCCOM , "rlwinm %0,%1,0,0,31-(%2)" } ,
{ "clrrwi." , 3 , PPCCOM , "rlwinm. %0,%1,0,0,31-(%2)" } ,
{ "clrlslwi" , 4 , PPCCOM , "rlwinm %0,%1,%3,(%2)-(%3),31-(%3)" } ,
{ "clrlslwi." , 4 , PPCCOM , "rlwinm. %0,%1,%3,(%2)-(%3),31-(%3)" } ,
5072
5073
5074
5075
5076
};
const int powerpc_num_macros =
sizeof ( powerpc_macros ) / sizeof ( powerpc_macros [ 0 ]) ;
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
/* This file provides several disassembler functions , all of which use
the disassembler interface defined in dis - asm . h . Several functions
are provided because this file handles disassembly for the PowerPC
in both big and little endian mode and also for the POWER ( RS / 6000 )
chip . */
static int print_insn_powerpc ( bfd_vma , struct disassemble_info * , int , int ) ;
/* Determine which set of machines to disassemble for . PPC403 / 601 or
BookE . For convenience , also disassemble instructions supported
by the AltiVec vector unit . */
5090
static int
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
powerpc_dialect ( struct disassemble_info * info )
{
int dialect = PPC_OPCODE_PPC ;
if ( BFD_DEFAULT_TARGET_SIZE == 64 )
dialect |= PPC_OPCODE_64 ;
if ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "booke" ) != NULL )
dialect |= PPC_OPCODE_BOOKE | PPC_OPCODE_BOOKE64 ;
else if (( info -> mach == bfd_mach_ppc_e500 )
|| ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "e500" ) != NULL ))
dialect |= ( PPC_OPCODE_BOOKE
| PPC_OPCODE_SPE | PPC_OPCODE_ISEL
| PPC_OPCODE_EFS | PPC_OPCODE_BRLOCK
| PPC_OPCODE_PMR | PPC_OPCODE_CACHELCK
| PPC_OPCODE_RFMCI ) ;
else if ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "efs" ) != NULL )
dialect |= PPC_OPCODE_EFS ;
else if ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "e300" ) != NULL )
dialect |= PPC_OPCODE_E300 | PPC_OPCODE_CLASSIC | PPC_OPCODE_COMMON ;
5115
5116
5117
5118
else if ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "440" ) != NULL )
dialect |= PPC_OPCODE_BOOKE | PPC_OPCODE_32
| PPC_OPCODE_440 | PPC_OPCODE_ISEL | PPC_OPCODE_RFMCI ;
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
else
dialect |= ( PPC_OPCODE_403 | PPC_OPCODE_601 | PPC_OPCODE_CLASSIC
| PPC_OPCODE_COMMON | PPC_OPCODE_ALTIVEC ) ;
if ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "power4" ) != NULL )
dialect |= PPC_OPCODE_POWER4 ;
if ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "power5" ) != NULL )
dialect |= PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 ;
if ( info -> disassembler_options
5132
5133
5134
5135
5136
5137
5138
5139
&& strstr ( info -> disassembler_options , "cell" ) != NULL )
dialect |= PPC_OPCODE_POWER4 | PPC_OPCODE_CELL | PPC_OPCODE_ALTIVEC ;
if ( info -> disassembler_options
&& strstr ( info -> disassembler_options , "power6" ) != NULL )
dialect |= PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6 | PPC_OPCODE_ALTIVEC ;
if ( info -> disassembler_options
5140
5141
5142
5143
5144
5145
5146
5147
5148
&& strstr ( info -> disassembler_options , "any" ) != NULL )
dialect |= PPC_OPCODE_ANY ;
if ( info -> disassembler_options )
{
if ( strstr ( info -> disassembler_options , "32" ) != NULL )
dialect &= ~ PPC_OPCODE_64 ;
else if ( strstr ( info -> disassembler_options , "64" ) != NULL )
dialect |= PPC_OPCODE_64 ;
5149
}
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
info -> private_data = ( char * ) 0 + dialect ;
return dialect ;
}
/* Qemu default */
int
print_insn_ppc ( bfd_vma memaddr , struct disassemble_info * info )
{
int dialect = ( char * ) info -> private_data - ( char * ) 0 ;
return print_insn_powerpc ( memaddr , info , 1 , dialect ) ;
}
/* Print a big endian PowerPC instruction. */
int
print_insn_big_powerpc ( bfd_vma memaddr , struct disassemble_info * info )
{
int dialect = ( char * ) info -> private_data - ( char * ) 0 ;
return print_insn_powerpc ( memaddr , info , 1 , dialect ) ;
}
/* Print a little endian PowerPC instruction. */
int
print_insn_little_powerpc ( bfd_vma memaddr , struct disassemble_info * info )
{
int dialect = ( char * ) info -> private_data - ( char * ) 0 ;
return print_insn_powerpc ( memaddr , info , 0 , dialect ) ;
}
/* Print a POWER (RS/6000) instruction. */
int
print_insn_rs6000 ( bfd_vma memaddr , struct disassemble_info * info )
{
return print_insn_powerpc ( memaddr , info , 1 , PPC_OPCODE_POWER ) ;
5187
5188
}
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
/* Extract the operand value from the PowerPC or POWER instruction. */
static long
operand_value_powerpc ( const struct powerpc_operand * operand ,
unsigned long insn , int dialect )
{
long value ;
int invalid ;
/* Extract the value from the instruction. */
if ( operand -> extract )
value = ( * operand -> extract ) ( insn , dialect , & invalid ) ;
else
{
value = ( insn >> operand -> shift ) & operand -> bitm ;
if (( operand -> flags & PPC_OPERAND_SIGNED ) != 0 )
{
/* BITM is always some number of zeros followed by some
number of ones , followed by some numer of zeros . */
unsigned long top = operand -> bitm ;
/* top & - top gives the rightmost 1 bit , so this
fills in any trailing zeros . */
top |= ( top & - top ) - 1 ;
top &= ~ ( top >> 1 ) ;
value = ( value ^ top ) - top ;
}
}
return value ;
}
/* Determine whether the optional operand(s) should be printed. */
static int
skip_optional_operands ( const unsigned char * opindex ,
unsigned long insn , int dialect )
{
const struct powerpc_operand * operand ;
for ( ; * opindex != 0 ; opindex ++ )
{
operand = & powerpc_operands [ * opindex ] ;
if (( operand -> flags & PPC_OPERAND_NEXT ) != 0
|| (( operand -> flags & PPC_OPERAND_OPTIONAL ) != 0
&& operand_value_powerpc ( operand , insn , dialect ) != 0 ))
return 0 ;
}
return 1 ;
}
5239
5240
/* Print a PowerPC or POWER instruction. */
5241
static int
5242
5243
5244
print_insn_powerpc ( bfd_vma memaddr ,
struct disassemble_info * info ,
int bigendian ,
5245
5246
int dialect )
{
5247
5248
5249
bfd_byte buffer [ 4 ] ;
int status ;
unsigned long insn ;
5250
5251
const struct powerpc_opcode * opcode ;
const struct powerpc_opcode * opcode_end ;
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
unsigned long op ;
if ( dialect == 0 )
dialect = powerpc_dialect ( info ) ;
status = ( * info -> read_memory_func ) ( memaddr , buffer , 4 , info ) ;
if ( status != 0 )
{
( * info -> memory_error_func ) ( status , memaddr , info ) ;
return - 1 ;
}
if ( bigendian )
insn = bfd_getb32 ( buffer ) ;
else
insn = bfd_getl32 ( buffer ) ;
5268
5269
5270
5271
5272
5273
5274
/* Get the major opcode of the instruction. */
op = PPC_OP ( insn ) ;
/* Find the first match in the opcode table . We could speed this up
a bit by doing a binary search on the major opcode . */
opcode_end = powerpc_opcodes + powerpc_num_opcodes ;
5275
again :
5276
5277
for ( opcode = powerpc_opcodes ; opcode < opcode_end ; opcode ++ )
{
5278
unsigned long table_op ;
5279
5280
5281
5282
5283
const unsigned char * opindex ;
const struct powerpc_operand * operand ;
int invalid ;
int need_comma ;
int need_paren ;
5284
int skip_optional ;
5285
5286
5287
table_op = PPC_OP ( opcode -> opcode ) ;
if ( op < table_op )
5288
break ;
5289
if ( op > table_op )
5290
continue ;
5291
5292
5293
if (( insn & opcode -> mask ) != opcode -> opcode
|| ( opcode -> flags & dialect ) == 0 )
5294
continue ;
5295
5296
/* Make two passes over the operands . First see if any of them
5297
5298
have extraction functions , and , if they do , make sure the
instruction is valid . */
5299
5300
invalid = 0 ;
for ( opindex = opcode -> operands ; * opindex != 0 ; opindex ++ )
5301
5302
5303
5304
5305
{
operand = powerpc_operands + * opindex ;
if ( operand -> extract )
( * operand -> extract ) ( insn , dialect , & invalid ) ;
}
5306
if ( invalid )
5307
continue ;
5308
5309
5310
/* The instruction is valid. */
if ( opcode -> operands [ 0 ] != 0 )
5311
5312
5313
( * info -> fprintf_func ) ( info -> stream , "%-7s " , opcode -> name ) ;
else
( * info -> fprintf_func ) ( info -> stream , "%s" , opcode -> name ) ;
5314
5315
5316
5317
/* Now extract and print the operands. */
need_comma = 0 ;
need_paren = 0 ;
5318
skip_optional = - 1 ;
5319
for ( opindex = opcode -> operands ; * opindex != 0 ; opindex ++ )
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
{
long value ;
operand = powerpc_operands + * opindex ;
/* Operands that are marked FAKE are simply ignored . We
already made sure that the extract function considered
the instruction to be valid . */
if (( operand -> flags & PPC_OPERAND_FAKE ) != 0 )
continue ;
5331
5332
5333
/* If all of the optional operands have the value zero ,
then don ' t print any of them . */
if (( operand -> flags & PPC_OPERAND_OPTIONAL ) != 0 )
5334
{
5335
5336
5337
5338
5339
if ( skip_optional < 0 )
skip_optional = skip_optional_operands ( opindex , insn ,
dialect ) ;
if ( skip_optional )
continue ;
5340
5341
}
5342
value = operand_value_powerpc ( operand , insn , dialect ) ;
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
if ( need_comma )
{
( * info -> fprintf_func ) ( info -> stream , "," ) ;
need_comma = 0 ;
}
/* Print the operand as directed by the flags. */
if (( operand -> flags & PPC_OPERAND_GPR ) != 0
|| (( operand -> flags & PPC_OPERAND_GPR_0 ) != 0 && value != 0 ))
( * info -> fprintf_func ) ( info -> stream , "r%ld" , value ) ;
else if (( operand -> flags & PPC_OPERAND_FPR ) != 0 )
( * info -> fprintf_func ) ( info -> stream , "f%ld" , value ) ;
else if (( operand -> flags & PPC_OPERAND_VR ) != 0 )
( * info -> fprintf_func ) ( info -> stream , "v%ld" , value ) ;
else if (( operand -> flags & PPC_OPERAND_RELATIVE ) != 0 )
( * info -> print_address_func ) ( memaddr + value , info ) ;
else if (( operand -> flags & PPC_OPERAND_ABSOLUTE ) != 0 )
( * info -> print_address_func ) (( bfd_vma ) value & 0xffffffff , info ) ;
else if (( operand -> flags & PPC_OPERAND_CR ) == 0
|| ( dialect & PPC_OPCODE_PPC ) == 0 )
( * info -> fprintf_func ) ( info -> stream , "%ld" , value ) ;
else
{
5367
if ( operand -> bitm == 7 )
5368
5369
( * info -> fprintf_func ) ( info -> stream , "cr%ld" , value ) ;
else
5370
{
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
static const char * cbnames [ 4 ] = { "lt" , "gt" , "eq" , "so" };
int cr ;
int cc ;
cr = value >> 2 ;
if ( cr != 0 )
( * info -> fprintf_func ) ( info -> stream , "4*cr%d+" , cr ) ;
cc = value & 3 ;
( * info -> fprintf_func ) ( info -> stream , "%s" , cbnames [ cc ]) ;
}
5381
5382
5383
5384
}
if ( need_paren )
{
5385
( * info -> fprintf_func ) ( info -> stream , ")" ) ;
5386
5387
5388
5389
5390
5391
5392
need_paren = 0 ;
}
if (( operand -> flags & PPC_OPERAND_PARENS ) == 0 )
need_comma = 1 ;
else
{
5393
( * info -> fprintf_func ) ( info -> stream , "(" ) ;
5394
5395
5396
5397
5398
5399
5400
5401
need_paren = 1 ;
}
}
/* We have found and printed an instruction; return. */
return 4 ;
}
5402
5403
5404
5405
5406
5407
if (( dialect & PPC_OPCODE_ANY ) != 0 )
{
dialect = ~ PPC_OPCODE_ANY ;
goto again ;
}
5408
/* We could not find a match. */
5409
( * info -> fprintf_func ) ( info -> stream , ".long 0x%lx" , insn ) ;
5410
5411
5412
return 4 ;
}